


# M24M01-R M24M01-DF

## 1-Mbit serial I<sup>2</sup>C bus EEPROM

### Datasheet - production data



#### **Features**

- Compatible with all I<sup>2</sup>C bus modes:
  - 1 MHz
  - 400 kHz
  - 100 kHz
- Memory array:
  - 1 Mbit (128 Kbyte) of EEPROM
  - Page size: 256 byte
  - Additional Write lockable page (M24M01-D order codes)
- Single supply voltage and high speed:
  - 1 MHz clock from 1.7 V to 5.5 V
- Write:
  - Byte Write within 5 ms
  - Page Write within 5 ms
- Operating temperature range:
   from -40 °C up to +85 °C
- Random and sequential Read modes
- Write protect of the whole memory array
- Enhanced ESD/Latch-Up protection
- More than 4 million Write cycles
- More than 200-years data retention

#### Packages

- SO8 ECOPACK2<sup>®</sup>
- TSSOP8 ECOPACK2<sup>®</sup>
- WLCSP ECOPACK2<sup>®</sup>
- Unsawn wafer (each die is tested)

1/45

This is information on a product in full production.

# Contents

1	Desc	cription	e	5						
2	Sign	al desc	ription	3						
	2.1	Serial Clock (SCL)								
	2.2	Serial Data (SDA)								
	2.3	Chip Enable (E1, E2)								
	2.4		Write Control (WC)							
	2.5		round)							
	2.6	Supply voltage ( $V_{CC}$ )								
		2.6.1	Operating supply voltage (V <sub>CC</sub> )							
		2.6.2	Power-up conditions							
		2.6.3	Device reset							
		2.6.4	Power-down conditions	9						
2	Maria		ani-ation de							
3	werr	lory org	anization	,						
4	Devi	ce oper	ation	I						
	4.1	Start c	ondition	2						
	4.2	Stop c	ondition	2						
	4.3	Data ir	nput	2						
	4.4	Ackno	wledge bit (ACK)	2						
	4.5	Device	addressing	3						
5	Inctr	uctions		1						
5										
	5.1		Operations         14           Data Write         14							
		5.1.1 5.1.2	Byte Write							
		5.1.2 5.1.3	Page Write    16      Write Identification Page (M24M01-D only)    17							
		5.1.3 5.1.4	Lock Identification Page (M24M01-D only)							
		5.1.5	ECC (Error Correction Code) and Write cycling							
		5.1.6	Minimizing Write delays by polling on ACK							
	5.2									
	5.2		Random Address Read							
		5.2.1		J						



		5.2.2 Current Address Read	)
		5.2.3 Sequential Read	)
	5.3	Read Identification Page (M24M01-D only) 20	)
	5.4	Read the lock status (M24M01-D only) 2	1
6	Initial	delivery state	2
7	Maxin	num rating	3
8	DC an	d AC parameters 24	1
9	Packa	ge mechanical data 32	2
	9.1	TSSOP8 package information 32	2
	9.2	SO8N package information 34	4
	9.3	WLCSP8 package information 36	3
10	Part n	umbering	)
11	Revis	on history	3



# List of tables

Table 1.	Signal names	6
Table 2.	Device select code	13
Table 3.	Most significant address byte	14
Table 4.	Least significant address byte	14
Table 5.	Absolute maximum ratings	23
Table 6.	Operating conditions (voltage range R)	24
Table 7.	Operating conditions (voltage range F)	24
Table 8.	AC measurement conditions	24
Table 9.	Input parameters.	24
Table 10.	Cycling performance	25
Table 11.	Memory cell data retention	
Table 12.	DC characteristics (M24M01-R, device grade 6)	26
Table 13.	DC characteristics (M24M01-DF, device grade 6)	27
Table 14.	400 kHz AC characteristics	
Table 15.	1 MHz AC characteristics	29
Table 16.	TSSOP8 – 3 x 4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline,	
	package mechanical data	32
Table 17.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,	
	package mechanical data	34
Table 18.	WLCSP- 8-bump, without BSC, 2.578 x 1.716 mm, wafer level chip scale	
	package outline	36
Table 19.	WLCSP- 8-bump, with BSC, 2.578 x 1.716 mm, wafer level chip scale	
	package outline	38
Table 20.	Ordering information scheme	40
Table 21.	Ordering information scheme (unsawn wafer)	
Table 22.	Document revision history	43



# List of figures

Figure 1.	Logic diagram	. 6
Figure 2.	8-pin package connections, top view	. 7
Figure 3.	WLCSP connections for M24M01 DFCS6TP/K	
	(top view, marking side, with balls on the underside)	. 7
Figure 4.	Chip enable inputs connection	. 8
Figure 5.	Block diagram	10
Figure 6.	I <sup>2</sup> C bus protocol	11
Figure 7.	Write mode sequences with $\overline{WC}$ = 0 (data write enabled)	15
Figure 8.	Write mode sequences with $\overline{WC}$ = 1 (data write inhibited)	16
Figure 9.	Write cycle polling flowchart using ACK	18
Figure 10.	Read mode sequences	19
Figure 11.	AC measurement I/O waveform	24
Figure 12.	Maximum Rbus value versus bus parasitic capacitance (Cbus) for	
	an I2C bus at maximum frequency fC = 400 kHz	30
Figure 13.	Maximum R <sub>bus</sub> value versus bus parasitic capacitance C <sub>bus</sub> ) for	
	an I <sup>2</sup> C bus at maximum frequency f <sub>C</sub> = 1MHz	30
Figure 14.	AC waveforms	31
Figure 15.	TSSOP8 – 3x4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline,	
	package outline	
Figure 16.	SO8N - 3.9x4.9  mm, 8-lead plastic small outline, 150 mils body width, package outline .	34
Figure 17.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,	
	package recommended footprint	35
Figure 18.	WLCSP- 8-bump, without BSC, 2.578 x 1.716 mm, wafer level chip scale	
		36
Figure 19.	WLCSP- 8-bump, with BSC, 2.578 x 1.716 mm, wafer level chip scale	
	package outline	38
Figure 20.	WLCSP- 8-bump, 2.578 x 1.716 mm, wafer level chip scale	
	package recommended footprint	39



## 1 Description

The M24M01 is a 1 Mbit  $I^2C$ -compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as 128 K × 8 bits.

The M24M01-R can operate with a supply voltage from 1.8 V to 5.5 V, and the M24M01-DF can operate with a supply voltage from 1.7 V to 5.5 V, over an ambient temperature range of -40 °C / +85 °C.

The M24M01-D offers an additional page, named the Identification Page (256 byte). The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.






Table	1.	Signal	names
-------	----	--------	-------

Signal name	Function	Direction
E1, E2	Chip Enable	Input
SDA	Serial Data	I/O
SCL	Serial Clock	Input
WC	Write Control	Input
V <sub>CC</sub>	Supply voltage	-
V <sub>SS</sub>	Ground	-





See Section 9: Package mechanical data for package dimensions, and how to identify pin 1



# Figure 3. WLCSP connections for M24M01 DFCS6TP/K (top view, marking side, with balls on the underside)

1. DU: Don't Use (if connected, must be connected to  $V_{SS}$ )

2. See Section 9: Package mechanical data for package dimensions, and how to identify pin 1.



## 2 Signal description

## 2.1 Serial Clock (SCL)


The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

## 2.2 Serial Data (SDA)

SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected (*Figure 12* indicates how to calculate the value of the pull-up resistor).

## 2.3 Chip Enable (E1, E2)

These input signals are used to set the value that is to be looked for on the two bits (b3, b2) of the 7-bit device select code. These inputs must be tied to  $V_{CC}$  or  $V_{SS}$ , to establish the device select code as shown in *Figure 4*. When not connected (left floating), These inputs are read as low (0,0).





## 2.4 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (WC) is driven high. Write operations are enabled when Write Control (WC) is either driven low or left floating.

When Write Control ( $\overline{\text{WC}}$ ) is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.

## 2.5 V<sub>SS</sub> (ground)

 $V_{SS}$  is the reference for the  $V_{CC}$  supply voltage.





## 2.6 Supply voltage (V<sub>CC</sub>)

#### 2.6.1 Operating supply voltage (V<sub>CC</sub>)

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see Operating conditions in *Section 8: DC and AC parameters*). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle  $(t_W)$ .

#### 2.6.2 Power-up conditions

The V<sub>CC</sub> voltage has to rise continuously from 0 V up to the minimum V<sub>CC</sub> operating voltage (see Operating conditions in *Section 8: DC and AC parameters*).

#### 2.6.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until  $V_{CC}$  has reached the internal reset threshold voltage. This threshold is lower than the minimum  $V_{CC}$  operating voltage (see Operating conditions in *Section 8: DC and AC parameters*). When  $V_{CC}$  passes over the POR threshold, the device is reset and enters the Standby Power mode; however, the device must not be accessed until  $V_{CC}$  reaches a valid and stable DC voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range (see Operating conditions in *Section 8: DC and AC parameters*).

In a similar way, during power-down (continuous decrease in V<sub>CC</sub>), the device must not be accessed when V<sub>CC</sub> drops below V<sub>CC</sub>(min). When V<sub>CC</sub> drops below the internal reset threshold voltage, the device stops responding to any instruction sent to it.

#### 2.6.4 Power-down conditions

During power-down (continuous decrease in  $V_{CC}$ ), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).



# 3 Memory organization

The memory is organized as shown below.




Figure 5. Block diagram



## 4 Device operation

The device supports the  $I^2C$  protocol. This is summarized in *Figure 6*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.




Figure 6. I<sup>2</sup>C bus protocol



### 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

## 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

## 4.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

## 4.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.



## 4.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 2* (most significant bit first).

	De	vice type	identifie	r <sup>(1)</sup>	Chip E addre		Address bit	RW
When accessing	b7	b6	b5	b4	b3	b2	b1	b0
the memory	1	0	1	0	E2	E1	A16	RW
When accessing the Identification page	1	0	1	1	E2	E1	X <sup>(3)</sup>	RW

Table	2.	Device	select	code
10010	_	001100	001000	0040

1. The most significant bit, b7, is sent first.

2. E2,E1 are compared against the external pin on the memory device.

3. X = don't care.

When the device select code is received, the device only responds if the Chip Enable address is the same as the value on its Chip Enable E2,E1 inputs.

The 8<sup>th</sup> bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the device select code, the device deselects itself from the bus, and goes into Standby mode.



#### Instructions 5

#### 5.1 Write operations

Following a Start condition the bus master sends a device select code with the R/W bit (RW) reset to 0. The device acknowledges this, as shown in Figure 7, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Table 3. Most significant address byte										
A15	A14	A13	A12	A11	A10	A9	A8			

15	A14	A13	A12	A11	A10	A9	A8

Table 4	Least	significant	address	byte	

A7	A6	A5	A4	A3	A2	A1	A0

The 128 Kbytes (1 Mb) are addressed with 17 address bits, the 16 lower address bits being defined by the two address bytes and the most significant address bit (A16) being included in the Device Select code (see Table 2).

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle t<sub>W</sub> is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition and the successful completion of an internal Write cycle  $(t_W)$ , the device internal address counter is automatically incremented to point to the next byte after the last modified byte.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are not acknowledged, as shown in Figure 8.



#### 5.1.1 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control ( $\overline{WC}$ ) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 7*.




Figure 7. Write mode sequences with  $\overline{WC} = 0$  (data write enabled)



#### 5.1.2 Page Write

The Page Write mode allows up to 256 byte to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, b16-b8, are the same. If more bytes are sent than will fit up to the end of the page, a "roll-over" occurs, i.e. the bytes exceeding the page end are written on the same page, from location 0.

The bus master sends from 1 to 256 byte of data, each of which is acknowledged by the device if Write Control (WC) is low. If Write Control (WC) is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck, as shown in *Figure 8*. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus master generating a Stop condition.




Figure 8. Write mode sequences with  $\overline{WC}$  = 1 (data write inhibited)



#### 5.1.3 Write Identification Page (M24M01-D only)

The Identification Page (256 byte) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- MSB address bits A16/A8 are don't care except for address bit A10 which must be '0'. LSB address bits A7/A0 define the byte address inside the Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

#### 5.1.4 Lock Identification Page (M24M01-D only)

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b
- Address bit A10 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care

## 5.1.5 ECC (Error Correction Code) and Write cycling<sup>(1)</sup>

The Error Correction Code (ECC) is an internal logic function which is transparent for the  $I^2C$  communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes<sup>(2)</sup>. Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group<sup>(2)</sup>. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined *Table 10: Cycling performance*.

<sup>2.</sup> A group of four bytes is located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3], where N is an integer.




<sup>1.</sup> Only for devices identified with process letter K

### 5.1.6 Minimizing Write delays by polling on ACK

The maximum Write time  $(t_w)$  is shown in AC characteristics tables in *Section 8: DC and AC parameters*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 9, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).



#### Figure 9. Write cycle polling flowchart using ACK

1. The seven most significant bits of the Device Select code of a Random Read (bottom right box in the figure) must be identical to the seven most significant bits of the Device Select code of the Write (polling instruction in the figure).



## 5.2 Read operations

Read operations are performed independently of the state of the Write Control ( $\overline{WC}$ ) signal.

After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.

For the Read instructions, after each byte read (data out), the device waits for an acknowledgment (data in) during the 9th bit time. If the bus master does not acknowledge during this 9th time, the device terminates the data transfer and switches to its Standby mode.




Figure 10. Read mode sequences



DocID12943 Rev 13

#### 5.2.1 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 10*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

#### 5.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 10*, *without* acknowledging the byte.

Note that the address counter value is defined by instructions accessing either the memory or the Identification page. When accessing the Identification page, the address counter value is loaded with the byte location in the Identification page, therefore the next Current Address Read in the memory uses this new address counter value. When accessing the memory, it is safer to always use the Random Address Read instruction (this instruction loads the address counter with the byte location to read in the memory, see Section 5.2.1) instead of the Current Address Read instruction.

### 5.2.3 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 10*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

## 5.3 Read Identification Page (M24M01-D only)

The Identification Page (256 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode.

The Identification Page can be read by issuing an Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The MSB address bits A16/A8 are don't care, the LSB address bits A7/A0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the Identification Page from location 100d, the number of bytes should be less than or equal to 156, as the ID page boundary is 256 bytes).



## 5.4 Read the lock status (M24M01-D only)

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit if the Identification page is unlocked, otherwise a NoAck bit if the Identification page is locked.

Right after this, it is recommended to transmit to the device a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic,
- Stop: the device is then set back into Standby mode by the Stop condition.



# 6 Initial delivery state

The device is delivered with all the memory array bits and Identification page bits set to 1 (each byte contains FFh).



## 7 Maximum rating

Stressing the device outside the ratings listed in *Table 5* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min.	Max.	Unit
	Ambient operating temperature		130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	ead temperature during soldering see note <sup>(1)</sup>		°C	
I <sub>OL</sub>	DC output current (SDA = 0)	-	-	mA
V <sub>IO</sub>	Input or output range	-0.50	V <sub>CC</sub> +0.6	V
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic pulse (Human Body model) <sup>(2)</sup>	-	4000 <sup>(3)</sup>	V

Table 5. Absolute ma	ximum rating	s
----------------------	--------------	---

 Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS directive 2011/65/EU of July 2011).

2. Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001-2012 standard, C1=100 pF, R1=1500  $\Omega$ ).

3. 3000 V for previous devices (process letter A or B).



## 8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C
f <sub>C</sub>	Operating clock frequency	-	1	MHz


#### Table 6. Operating conditions (voltage range R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.7	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C
f <sub>C</sub>	Operating clock frequency	-	1	MHz

#### Table 8. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C <sub>bus</sub>	Load capacitance	100		pF
-	SCL input rise/fall time, SDA input fall time	-	50	ns
-	Input levels	0.2 V <sub>CC</sub> t	o 0.8 V <sub>CC</sub>	V
-	Input and output timing reference levels	0.3 V <sub>CC</sub> t	o 0.7 V <sub>CC</sub>	V

#### Figure 11. AC measurement I/O waveform



#### Table 9. Input parameters

Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance (SDA)	-	-	8	pF
C <sub>IN</sub>	Input capacitance (other pins)	-	-	6	pF
ZL	Input impedance (WC)	V <sub>IN</sub> < 0.3 V <sub>CC</sub>	30	-	kΩ
Z <sub>H</sub>		$V_{IN}$ > 0.7 $V_{CC}$	400	-	kΩ

1. Sampled only, not 100% tested.

DocID12943 Rev 13



Symbol	Parameter	Test condition <sup>(1)</sup>	Max.	Unit
Ncvcle	Write cycle	$T_A \le 25 \text{ °C}, V_{CC}(\text{min}) < V_{CC} < V_{CC}(\text{max})$	4,000,000	Write cycle <sup>(3)</sup>
NUYUE	endurance <sup>(2)</sup>	$T_A = 85 \degree C, V_{CC}(min) < V_{CC} < V_{CC}(max)$	1,200,000	WITTE CYCIE

#### Table 10. Cycling performance

1. Cycling performance for products identified by process letter K

The write cycle endurance is defined for group of four bytes located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3] where N is an integer. The Write cycle endurance is defined by characterization and qualification.

3. A Write cycle is executed when either a Page Write, a Byte write, a Write Identification Page or a Lock Identification Page instruction is decoded. When using the Byte Write, the Page Write or the Write Identification Page, refer also to Section 5.1.5: ECC (Error Correction Code) and Write cycling

Table 11	. Memory	cell data	retention
----------	----------	-----------	-----------

Parameter	Test condition	Min.	Unit
Data retention <sup>(1)</sup>	T <sub>A</sub> = 55 °C	200	Year

1. For products identified by process letter . The data retention behavior is checked in production, while the 200-year limit is defined from characterization and qualification results.



Symbol	Parameter	Test conditions (in addition to those in <i>Table 6</i> )	Min.	Max.	Unit	
ILI	Input leakage current (E1, E2, SCL, SDA)	$V_{IN} = V_{SS}$ or $V_{CC}$ device in Standby mode	-	± 2	μA	
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $V_{SS}$ or $V_{CC}$	-	± 2	μA	
		V <sub>CC</sub> = 1.8 V, f <sub>c</sub> = 400 kHz	-	1 <sup>(1)</sup>		
I <sub>CC</sub>	Supply current (Read)	V <sub>CC</sub> = 2.5 V, f <sub>c</sub> =400 kHz	-	1	mA	
		V <sub>CC</sub> = 5.5 V, f <sub>c</sub> =400 kHz	-	1.5 <sup>(2)</sup>	11// (	
		f <sub>c</sub> = 1 MHz	-	1.5 <sup>(3)</sup>		
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub>	-	2 <sup>(4)(5)</sup>	mA	
		Device not selected, $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.8$ V	-	3 <sup>(6)</sup>		
I <sub>CC1</sub>	Standby supply current	Device not selected, $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5$ V	-	3(7)	μA	
		Device not selected, $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5$ V	-	5 <sup>(8)</sup>		
V	Input low voltage	$1.8 \text{ V} \le \text{V}_{\text{CC}} < 2.5 \text{ V}$	-0.45	$0.25  V_{CC}$		
$V_{IL}$	(Ei, SCL, SDA, WC) <sup>(9)</sup>	$2.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	-0.45	0.30 V <sub>CC</sub>	V	
V <sub>IH</sub>	input ingri voltage	1.8 V ≤ V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> +1	v	
×IH	(Ei, SCL; SDA, WC) <sup>(10)</sup>	$2.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	0.70 V <sub>CC</sub>	V <sub>CC</sub> +1	v	
		I <sub>OL</sub> = 1.0 mA, V <sub>CC</sub> = 1.8 V	-	0.2		
$V_{OL}$	Output low voltage	I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 2.5 V	-	0.4	V	
		$I_{OL}$ = 3.0 mA, $V_{CC}$ = 5.5 V	-	0.4		

Table 12. DC characteristics	(M24M01-R, device grade 6)
------------------------------	----------------------------

1. Devices identified by process letter A or B offer  $I_{CC}$  = 0.8 mA

2. The previous product identified by process letter A or B was specified with  $I_{cc(max)}$  = 2 mA.

3. Devices identified by process letter A or B offer ICC = 2.5 mA.

4. Characterized only, not tested in production.

5. The previous product identified by process letter A or B was characterized with  $I_{cc0(max)}$  = 5 mA.

6. Devices identified by process letter A or B offer  $I_{CC1}$  = 1  $\mu$ A.

7. Devices identified by process letter A or B offer I<sub>CC1</sub> = 2  $\mu$ A.

8. Devices identified by process letter A or B offer  $I_{CC1}$  = 3 µA.

9.  $E_i$  inputs should be tied to  $V_{SS}$  (see Section 2.3).

10.  $E_{i}$  inputs should be tied to  $V_{CC}$  (see Section 2.3).



Symbol	Parameter	Test conditions (in addition to those in <i>Table 6</i> )	Min.	Max.	Unit
ILI	Input leakage current (E1, E2, SCL, SDA)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode	-	± 2	μA
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $\rm V_{SS}$ or $\rm V_{CC}$	-	± 2	μA
		V <sub>CC</sub> = 1.7 V, f <sub>c</sub> = 400 kHz	-	1	mA
I <sub>CC</sub>	Supply current (Read)	V <sub>CC</sub> = 2.5 V, f <sub>c</sub> =400 kHz	-	1	mA
		V <sub>CC</sub> = 5.5 V, f <sub>c</sub> =400 kHz	-	1.5	mA
		f <sub>c</sub> = 1 MHz	-	1.5	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub>	-	2 <sup>(1)</sup>	mA
		Device not selected, $V_{IN}$ = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 1.7 V	-	3	μA
I <sub>CC1</sub>	Standby supply current	Device not selected, $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5$ V	-	3	μA
		Device not selected, $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5$ V	-	5	μA
N/	Input low voltage	1.7 V ≤ V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	V
$V_{IL}$	(Ei, SCL, SDA, WC) <sup>(2)</sup>	$2.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	-0.45	0.30 V <sub>CC</sub>	V
V	Input high voltage	$1.7 \text{ V} \le \text{V}_{\text{CC}} < 2.5 \text{ V}$	0.75 V <sub>CC</sub>	V <sub>CC</sub> +1	v
V <sub>IH</sub>	(Ei, SCL, SDA, $\overline{\mathrm{WC}}$ ) <sup>(3)</sup>	$2.5 \text{ V} \le \text{V}_{\text{CC}} < 5.5 \text{ V}$	0.70 V <sub>CC</sub>	V <sub>CC</sub> +1	v
		I <sub>OL</sub> = 1.0 mA, V <sub>CC</sub> = 1.7 V	-	0.2	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 2.5 V	-	0.4	V
		I <sub>OL</sub> = 3.0 mA, V <sub>CC</sub> = 5.5 V	-	0.4	V

 Table 13. DC characteristics (M24M01-DF, device grade 6)

1. Characterized only, not tested in production.

2. Ei inputs should be tied to VSS (see Section 2.3).

3. Ei inputs should be tied to Vcc (see Section 2.3).



Symbol	Alt.	Parameter	Min.	Max.	Unit
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency	-	400	kHz
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	600	-	ns
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	1300	-	ns
t <sub>QL1QL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(2)</sup>	300	ns
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(3)	(3)	ns
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(3)	(3)	ns
t <sub>DXCH</sub>	t <sub>SU:DAT</sub>	Data in set up time	100	-	ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns
t <sub>CLQX</sub> <sup>(4)</sup>	t <sub>DH</sub>	Data out hold time	100	-	ns
t <sub>CLQV</sub> <sup>(5)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	-	900	ns
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	600	-	ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	600	-	ns
t <sub>CHDH</sub>	t <sub>su:sтo</sub>	Stop condition set up time	600	-	ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	1300	-	ns
t <sub>WLDL</sub> <sup>(6)(1)</sup>	t <sub>SU:WC</sub>	WC set up time (before the Start condition)	0	-	μs
t <sub>DHWH</sub> <sup>(7)(1)</sup>	t <sub>HD:WC</sub>	WC hold time (after the Stop condition)	1	-	μs
t <sub>W</sub>	t <sub>WR</sub>	Internal Write cycle duration	-	5	ms
t <sub>NS</sub> <sup>(1)</sup>	-	Pulse width ignored (input filter on SCL and SDA) - single glitch	-	50 <sup>(8)</sup>	ns

Table 14. 400 kHz AC characteristics

1. Characterized only, not tested in production.

2. With  $C_L = 10 \text{ pF}$ .

3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $I^2C$  specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $f_C < 400$  kHz.

4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

 $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either  $0.3V_{CC}$  or  $0.7V_{CC}$ , assuming that  $R_{bus} \times C_{bus}$  time constant is within the values specified in *Figure 12*. 5.

6.  $\overline{\text{WC}}$ =0 set up time condition to enable the execution of a WRITE command.

7. WC=0 hold time condition to enable the execution of a WRITE command.

The previous products were specified with a  $t_{NS}(\mbox{max})$  longer than 50 ns, it should be noted that  $t_{NS}(\mbox{max})\mbox{=}50\mbox{ns}$  is the value defined by the I²C-bus specification. 8.



		Table 15. T MHZ AC Characteristi			
Symbol	Alt.	Parameter	Min.	Max.	Unit
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency	0	1	MHz
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	300	-	ns
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	400	-	ns
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(1)	(1)	ns
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(1)	(1)	ns
t <sub>QL1QL2</sub> <sup>(8)</sup>	t <sub>F</sub>	SDA (out) fall time	-	120	ns
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data in setup time	80	-	ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns
t <sub>CLQX</sub> <sup>(2)</sup>	t <sub>DH</sub>	Data out hold time	50	-	ns
t <sub>CLQV</sub> <sup>(3)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	-	500	ns
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	250	-	ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	250	-	ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition setup time	250	-	ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	500	-	ns
t <sub>WLDL</sub> <sup>(4)(8)</sup>	t <sub>SU:WC</sub>	$\overline{\text{WC}}$ set up time (before the Start condition)	0	-	μs
t <sub>DHWH</sub> (5)(8)	t <sub>HD:WC</sub>	WC hold time (after the Stop condition)	1	-	μs
t <sub>W</sub>	t <sub>WR</sub>	Write time	-	5	ms
t <sub>NS</sub> <sup>(6)</sup>	-	Pulse width ignored (input filter on SCL and SDA)	-	50 <sup>(7)</sup>	ns

Table 15. 1 MHz AC characteristics

1. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $I^2C$  specification that the input signal rise and fall times be more than 20 ns and less than 120 ns when  $f_C < 1$  MHz.

 To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

3.  $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V<sub>CC</sub> or 0.7 V<sub>CC</sub>, assuming that the Rbus × Cbus time constant is within the values specified in *Figure 13*.

4. WC=0 set up time condition to enable the execution of a WRITE command.

5.  $\overline{\text{WC}}$ =0 hold time condition to enable the execution of a WRITE command.

6. Characterized only, not tested in production.

7. The previous products were specified with a  $t_{NS}(max)$  longer than 50 ns, it should be noted that  $t_{NS}(max)$ =50ns is the value defined by the I<sup>2</sup>C-bus specification.







Figure 12. Maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ ) for an I2C bus at maximum frequency  $f_{C}$  = 400 kHz

Figure 13. Maximum  $R_{bus}$  value versus bus parasitic capacitance  $C_{bus}$ ) for an I2C bus at maximum frequency  $f_{C}$  = 1MHz








Figure 14. AC waveforms



## 9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

For die information concerning the M24M01 delivered in unsawn wafer, please contact your nearest ST Sales Office.

## 9.1 TSSOP8 package information




Figure 15.TSSOP8 – 3x4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline, package outline

1. Drawing is not to scale.

# Table 16. TSSOP8 – 3 x 4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline, package mechanical data

Symbol	millimeters inches <sup>(1)</sup>					
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
CP	-	-	0.100	-	-	0.0039
D	2.900	3.000	3.100	0.1142	0.1181	0.1220
е	-	0.650	-	-	0.0256	-



# Table 16. TSSOP8 – 3 x 4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline, package mechanical data (continued)


Symbol	millimeters				inches <sup>(1)</sup>	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
α	0°	-	8°	0°	-	8°

1. Values in inches are converted from mm and rounded to four decimal digits.



## 9.2 SO8N package information

Figure 16. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package outline



1. Drawing is not to scale.


Table 17. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,
package mechanical data

Symphol		millimeters		inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.750	-	-	0.0689
A1	0.100	-	0.250	0.0039	-	0.0098
A2	1.250	-	-	0.0492	-	-
b	0.280	-	0.480	0.0110	-	0.0189
С	0.170	-	0.230	0.0067	-	0.0091
D	4.800	4.900	5.000	0.1890	0.1929	0.1969
E	5.800	6.000	6.200	0.2283	0.2362	0.2441
E1	3.800	3.900	4.000	0.1496	0.1535	0.1575
е	-	1.270	-	-	0.0500	-
h	0.250	-	0.500	0.0098	-	0.0197
k	0°	-	8°	0°	-	8°
L	0.400	-	1.270	0.0157	-	0.0500
L1	-	1.040	-	-	0.0409	-
CCC	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to four decimal digits.







1. Dimensions are expressed in millimeters.



## 9.3 WLCSP8 package information




Figure 18. WLCSP- 8-bump, without BSC, 2.578 x 1.716 mm, wafer level chip scale package outline

1. Drawing is not to scale.

2. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Мах	Min	Тур	Мах
А	0.500	0.540	0.580	0.0197	0.0213	0.0228
A1	-	0.190	-	-	0.0075	-
A2	-	0.350	-	-	0.0138	-
b <sup>(2)</sup>	-	0.270	-	-	0.0106	-
D	-	2.578	2.598	-	0.1015	0.1023
E	-	1.716	1.736	-	0.0676	0.0683
е	-	1.000	-	-	0.0394	-
e1	-	0.866	-	-	0.0341	-

Table 18. WLCSP- 8-bump, without BSC, 2.578 x 1.716 mm, wafer level chip scale
package outline




			ackage outin			
Symbol	millimeters				inches <sup>(1)</sup>	
Symbol	Min	Тур	Мах	Min	Тур	Max
e2	-	0.500	-	-	0.0197	-
e3	-	0.500	-	-	0.0197	-
F	-	0.425	-	-	0.0167	-
G	-	0.789	-	-	0.0311	-
aaa	-	0.110	-	-	0.0043	-
bbb	-	0.110	-	-	0.0043	-
CCC	-	0.110	-	-	0.0043	-
ddd	-	0.060	-	-	0.0024	-
eee	-	0.060	-	-	0.0024	-

# Table 18. WLCSP- 8-bump, without BSC, 2.578 x 1.716 mm, wafer level chip scalepackage outline

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.





# Figure 19. WLCSP- 8-bump, with BSC, 2.578 x 1.716 mm, wafer level chip scale package outline

- 1. Drawing is not to scale.
- 2. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

Table 19. WLCSP- 8-bump, with BSC, 2.578 x 1.716 mm, wafer level chip scale
package outline

Symbol	millimeters			inches <sup>(1)</sup>			
	Min	Тур	Мах	Min	Тур	Max	
А	0.525	0.565	0.605	0.0207	0.0222	0.0238	
A1	-	0.190	-	-	0.0075	-	
A2	-	0.350	-	-	0.0138	-	
A3	-	0.025	-	-	0.0010	-	
b <sup>(2)</sup>	-	0.270	-	-	0.0106	-	
D	-	2.578	2.598	-	0.1015	0.1023	
E	-	1.716	1.736	-	0.0676	0.0683	
е	-	1.000	-	-	0.0394	-	
e1	-	0.866	-	-	0.0341	-	
e2	-	0.500	-	-	0.0197	-	




package buttine							
Symbol	millimeters			inches <sup>(1)</sup>			
	Min	Тур	Мах	Min	Тур	Max	
e3	-	0.500	-	-	0.0197	-	
F	-	0.425	-	-	0.0167	-	
G	-	0.789	-	-	0.0311	-	
aaa	-	0.110	-	-	0.0043	-	
bbb	-	0.110	-	-	0.0043	-	
ccc	-	0.110	-	-	0.0043	-	
ddd	-	0.060	-	-	0.0024	-	
eee	-	0.060	-	-	0.0024	-	

# Table 19. WLCSP- 8-bump, with BSC, 2.578 x 1.716 mm, wafer level chip scalepackage outline

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

# Figure 20. WLCSP- 8-bump, 2.578 x 1.716 mm, wafer level chip scale package recommended footprint



1. Dimensions are expressed in millimeters.



# 10 Part numbering

Table 20. Orderi	ing information schem	е				
Example:	M24M01 -D	R	MN	6	Т	Ρ/K
Device type						
M24 = I <sup>2</sup> C serial access EEPROM						
Device function						
M01 = 1 Mbit (128 K x 8 bit)						
Device family						
Blank = Without Identification page						
D = With Identification page						
Operating voltage						
R = V <sub>CC</sub> = 1.8 V to 5.5 V						
$F = V_{CC} = 1.7 V \text{ to } 5.5 V$						
Package <sup>(1)</sup>						
MN = SO8 (150 mil width)						
DW = TSSOP8 (169 mil width)						
CS = WLCSP						
Device grade						
6 = Industrial: device tested with standard test	t flow over –40 to 85 °C					
Option						
T = Tape and reel packing						
blank = tube packing						
Plating technology						
P = ECOPACK2 <sup>®</sup> (RoHS compliant)						
Process <sup>(2)</sup>						

/K = Manufacturing technology code

- 1. All packages are ECOPACK2® (RoHS compliant and free of brominated, chlorinated and antimony-oxide flame retardants)
- 2. The process letters apply to WLCSP device only. These process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for further information.



Table 21. Ordering info	rmation scheme	ə (un	sawn	waf	er) <sup>(</sup>	1)		
Example:	M24M01	-	D	F	K	W	20	I/9
Device type								
M24 = I <sup>2</sup> C serial access EEPROM								
Device function								
M01 = 1Mbit (128 K x 8 bit)								
Device family								
D = With Identification page								
Operating voltage								
F = V <sub>CC</sub> = 1.7 V to 5.5 V								
Process								
K = F8H								
Delivery form								
W = Unsawn wafer								
Wafer thickness								
20 = Non-backlapped wafer							1	
Wafer testing								
I = Inkless test								
Device grade								
90 = -40°C to 85°C								

Table 21. Ordering information scheme (unsawn wafer)<sup>(1)</sup>

1. For all information concerning the M24M01 delivered in unsawn wafer, please contact your nearest ST Sales Office.



#### **Engineering samples**

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



# 11 Revision history

Date	Revision	Changes		
02-May-2011	8	Updated Features on page 1. Updated Figure 3: WLCSP8 connections (bumps side view), Figure 5: Maximum Rbus value versus bus parasitic capacitance (Cbus) for an I2C bus at maximum frequency fC = 400 kHz and Figure 6: Maximum Rbus value versus bus parasitic capacitance (Cbus) for an I2C bus at maximum frequency fC = 1MHz. Updated Table 10: DC characteristics (M24M01-R and M24M01-HR). Updated footnote 5 of Table 14: AC characteristics at 1 MHz (M24M01-HR). Modified description of Write Control in Section 3.6: Write operations. Replaced C <sub>L</sub> with C <sub>bus</sub> in Table 7: AC measurement conditions. Changed note 4 about t <sub>CLQV</sub> in Table 13: AC characteristics at 400 kHz (M24M01-R and M24M01-W).		
23-Apr-2012	9	<ul> <li>Datasheet split into:</li> <li>M24M01-R, M24M01-DF (this datasheet) for standard products (range 6),</li> <li>M24M01-125 datasheet for automotive products (range 3).</li> </ul>		
26-Sep-2012	10	Updated: - Section 5.2.2: Current Address Read - Table 2: Device select code - WLCSP package Changed layout of Features. Rephrased some parts of Section 5.1.2: Page Write, Section 5.2: Read operations, Table 10: Cycling performance and Table 11: Memory cell data retention.		

Table 22. Document revision I	history
-------------------------------	---------



Table 22. Document revision history (continued)					
Date	Revision	Changes			
13-May-2015	11	Added: - Unsawn wafer reference on cover page and <i>Table 21: Ordering</i> <i>information scheme (unsawn wafer)</i> - <i>Figure 3</i> - Notes 1 and 2 on <i>Table 5</i> - title of <i>Table 10</i> - note 1 on <i>Table 11</i> - V <sub>IL</sub> parameter on <i>Table 12</i> and <i>Table 13</i> - t <sub>NS</sub> max value on <i>Table 12</i> and <i>Table 13</i> - t <sub>NS</sub> max value on <i>Table 14</i> and <i>Table 15</i> - note 9 on <i>Table 13</i> - <i>Table 20</i> Added: - Notes 9 and 10 on <i>Table 12</i> - Notes 9 and 10 on <i>Table 12</i> - Notes 2and 3 on <i>Table 13</i> - <i>Figure 19: WLCSP 8-bump wafer-length chip-scale package</i> <i>recommended land pattern</i> - <i>Table 21</i> - <i>Engineering samples</i> reference Removed: - note 5 on Min value of t <sub>CLOX</sub> <i>Table 13</i>			
10-June-2015	12	Updated: – Note 1 on <i>Figure 2</i> – <i>Table 20</i> – note 1 on <i>Table 20</i>			
04-Jul-2016	13	<ul> <li>Updated:</li> <li>Table 12: DC characteristics (M24M01-R, device grade 6), Table 13: DC characteristics (M24M01-DF, device grade 6), Table 18: WLCSP- 8-bump, without BSC, 2.578 x 1.716 mm, wafer level chip scale package outline, Figure 18: WLCSP- 8-bump, without BSC, 2.578 x 1.716 mm, wafer level chip scale package outline, Figure 20: WLCSP- 8-bump, 2.578 x 1.716 mm, wafer level chip scale package recommended footprint</li> <li>Added:</li> <li>Table 19: WLCSP- 8-bump, with BSC, 2.578 x 1.716 mm, wafer level chip scale package outline, Figure 19: WLCSP- 8-bump, with BSC, 2.578 x 1.716 mm, wafer level chip scale package outline</li> </ul>			

Table 22. Document revision history (continued)



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved



DocID12943 Rev 13

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

M29F040-70K6 718278CB 718620G AT28C256-15PU-ND 444358RB 444362FB BR93C46-WMN7TP 442652G 701986CB TC58NVG0S3HBAI4 5962-8751413XA TC58BVG0S3HBAI4 TH58NYG3S0HBAI6 CAT25320YIGT-KK CAT25320DWF LE24C162-R-E 5962-8751417YA 5962-8751409YA CAT25M01LI-G DS28E11P+ BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3 DS28E25+T DS28EL15Q+T M95320-DFDW6TP DS28E05GB+T AT25320B-SSPDGV-T HE24C64WLCSPD BL24SA128B-CSRC 24FC16T-I/OT 24FC08T-I/OT M24128-BFMN6TP S-24CS04AFM-TFH-U M24C04-FMC5TG M24C16-DRMN3TPK M24C64-DFMN6TP 34AA02-EMS M95080-RMC6TG M95128-DFCS6TP/K M95128-DFDW6TP M95256-DFMN6TP M95320-RDW6TP M95640-RDW6TP AT17LV010-10CU AT24C01C-SSHM-B AT24C01D-MAHM-T AT24C04D-MAHM-T AT24C04D-SSHM-T AT24C08C-SSHM-B