

DATASHEET



Contents

	RES	
2. GENER	AL DESCRIPTION	. 5
3. PIN CO	NFIGURATIONS	. 6
4. PIN DE	SCRIPTION	. 6
5. BLOCK	CDIAGRAM	. 7
	ROTECTION	
-	Table 1. Protected Area Sizes	8
7. HOLD F	EATURE	
	Figure 1. Hold Condition Operation	
	Table 2. Command Definition	
8. MEMOR	RY ORGANIZATION	
	Table 3. Memory Organization	
9. DEVICE	E OPERATION	
	Figure 2. Serial Modes Supported	
10. COMN		
10-1.	Write Enable (WREN)	13
10-2.	Write Disable (WRDI).	
10-3.	Read Identification (RDID)	13
10-4.	Read Status Register (RDSR)	14
	Table 4. Status Register	14
10-5.	Write Status Register (WRSR)	15
	Table 5. Protection Modes	15
10-6.	Read Data Bytes (READ)	16
10-7.	Read Data Bytes at Higher Speed (FAST_READ)	16
10-8.	Dual Output Mode (DREAD)	16
10-9.	Sector Erase (SE)	
	Block Erase (BE)	
	Chip Erase (CE)	
	Page Program (PP)	
	Deep Power-down (DP)	
	Release from Deep Power-down (RDP), Read Electronic Signature (RES)	
10-15.	Read Electronic Manufacturer ID & Device ID (REMS)	
40.40	Table 6. ID Definitions	
10-16.	Read SFDP Mode (RDSFDP)	
	Figure 3. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence	
	Table 7. Signature and Parameter Identification Data Values	
	Table 8. Parameter Table (0): JEDEC Flash Parameter Tables Table 0. Parameter Table (1): Magraphy Flash Parameter Tables	
	Table 9. Parameter Table (1): Macronix Flash Parameter Tables PON STATE	
	R-ON STATE	
12. ELEC		
	Table 10. Absolute Maximum Ratings	
	Figure 4. Maximum Negative Overshoot Waveform	
	Table 11. Capacitance TA = 25°C, f = 1.0 MHz Figure 5. Maximum Desitive Oversheet Waveform	
	Figure 5. Maximum Positive Overshoot Waveform	
	Figure 6. Input Test Waveforms and Measurement Level	۷Ö



28
29
30
31
31
32
32
32
33
33
34
34
34
35
35
35
36
36
37
38
39
39
39
40
40
41
42
42
42
43
44
44
44
45
46
47
50



1M-BIT [x 1/x 2] CMOS SERIAL FLASH

1. FEATURES

GENERAL

- Serial Peripheral Interface compatible -- Mode 0 and Mode 3
- 1,048,576 x 1 bit structure or 524,288 x 2 bits (Dual Output mode) Structure
- 32 Equal Sectors with 4K byte each
 - Any Sector can be erased individually
- 2 Equal Blocks with 64K byte each
 - Any Block can be erased individually
- Single Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- · Latch-up protected to 100mA from -1V to Vcc +1V

PERFORMANCE

- High Performance
 - Fast access time: 104MHz serial clock
 - Serial clock of Dual Output mode: 80MHz
 - Fast program time: 0.6ms(typ.) and 3ms(max.)/page (256-byte per page)
 - Byte program time: 9us (typ.)
 - Fast erase time: 40ms(typ.)/sector (4K-byte per sector) ; 0.8s(typ.) and 2s(max.)/chip
- Low Power Consumption
 - Low active read current: 12mA(max.) at 104MHz and 4mA(max.) at 33MHz
 - Low active programming current: 15mA (typ.)
 - Low active sector erase current: 9mA (typ.)
 - Low standby current: 15uA (typ.)
 - Deep power-down mode 2uA (typ.)
- Minimum 100,000 erase/program cycles
- 20 years data retention

SOFTWARE FEATURES

- Input Data Format
 - 1-byte Command code
- Block Lock protection

- The BP0~BP1 status bit defines the size of the area to be software protected against Program and Erase instructions.

- Auto Erase and Auto Program Algorithm
 - Automatically erases and verifies data at selected sector
 - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programed should have page in the erased state first)
- Status Register Feature
- Electronic Identification
 - JEDEC 2-byte Device ID
 - RES command, 1-byte Device ID
- Support Serial Flash Discoverable Parameters (SFDP) mode



HARDWARE FEATURES

- SCLK Input
 - Serial clock input
- SI/SIO0
 - Serial Data Input or Serial Data Output for Dual output mode
- SO/SIO1
 - Serial Data Output or Serial Data Output for Dual output mode
- WP# pin
 - Hardware write protection
- HOLD# pin
 - pause the chip without diselecting the chip
- PACKAGE
 - 8-pin SOP (150mil)
 - 8-USON (2x3mm)
 - 8-ball WLCSP
 - All devices are RoHS Compliant and Halogen-free

2. GENERAL DESCRIPTION

MX25L1006E is a CMOS 1,048,576 bit serial Flash memory, which is configured as 131,072 x 8 internally. MX-25L1006E features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

MX25L1006E provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on page (256 bytes) basis, and erase command is executes on chip or sector (4K-bytes) or block (64K-bytes).

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.


When the device is not in operation and CS# is high, it is put in standby mode.

The MX25L1006E utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.



3. PIN CONFIGURATIONS


8-PIN SOP (150mil)



8-LAND USON (2x3mm)

CS#	1	8 🗖	VCC
SO/SIO1	2	7 🗖	HOLD#
WP#	3	6 🗖	SCLK
GND	4	5 🗖	SI/SIO0

8-ball WLCSP TOP View




4. PIN DESCRIPTION

SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data Input & Output (for Dual output mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial Data Input & Output (for Dual output mode)
SCLK	Clock Input
HOLD#	Hold, to pause the device without deselecting the device
WP#	Write Protection
VCC	+ 3.3V Power Supply
GND	Ground



5. BLOCK DIAGRAM





6. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC powerup and power-down or from system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data. The WEL bit will return to reset stage under following situation:
 - Power-up
 - Write Disable (WRDI) command completion
 - Write Status Register (WRSR) command completion
 - Page Program (PP) command completion
 - Sector Erase (SE) command completion
 - Block Erase (BE) command completion
 - Chip Erase (CE) command completion
- Software Protection Mode (SPM): by using BP0-BP1 bits to set the part of Flash protected from data change.
- Hardware Protection Mode (HPM): by using WP# going low to protect the BP0-BP1 bits and SRWD bit from data change.
- **Deep Power Down Mode:** By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES).

Table 1. Protected Area Sizes

Status bit		Brotost loval	1Mb	
BP1	BP0	Protect level	GIVIT	
0	0	0 (none)	None	
0	1	1 (1 block)	Block 1	
1	0	2 (2 blocks)	All	
1	1	3 (All)	All	




7. HOLD FEATURE

HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD requires Chip Select(CS#) keeping low and starts on falling edge of HOLD# pin signal while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not start until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock(SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial Clock being low), see "Figure 1. Hold Condition Operation".

Figure 1. Hold Condition Operation



The Serial Data Output (SO) is high impedance, both Serial Data Input (SI) and Serial Clock (SCLK) are don't care during the HOLD operation. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and CS# must be at low.



Table 2. Command Definition

COMMAND (byte)	WREN (write enable)	WRDI (write disable)	RDID (read identification)	RDSR (read status register)	WRSR (write status register)	READ (read data)
1st	06 (hex)	04 (hex)	9F (hex)	05 (hex)	01 (hex)	03 (hex)
2nd						AD1
3rd						AD2
4th						AD3
5th						
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit	outputs manufacturer ID and 2-byte device ID	to read out the status register	to write new values to the status register	n bytes read out until CS# goes high

COMMAND (byte)	Fast Read (fast read data)	RDSFDP (Read SFDP)	DREAD (Dual Output mode)	SE (Sector Erase)	BE (Block Erase)	CE (Chip Erase)
1st	0B (hex)	5A (hex)	3B (hex)	20 (hex)	52 or D8 (hex)	60 or C7 (hex)
2nd	AD1	AD1	AD1	AD1	AD1	
3rd	AD2	AD2	AD2	AD2	AD2	
4th	AD3	AD3	AD3	AD3	AD3	
5th	Dummy	Dummy				
Action	n bytes read out until CS# goes high	Read SFDP mode	n bytes read out until CS# goes high	to erase the selected sector	to erase the selected block	to erase the whole chip

COMMAND (byte)	PP (Page Program)	DP (Deep Power Down)	RDP (Release from Deep Power- down)	RES (Read Electronic ID)	REMS (Read Electronic Manufacturer & Device ID)
1st	02 (hex)	B9 (hex)	AB (hex)	AB (hex)	90 (hex)
2nd	AD1			х	х
3rd	AD2			х	х
4th	AD3			х	ADD(1)
5th					
Action	to program the selected page	enters deep power down mode	release from deep power down mode	to read out 1-byte Device ID	Output the manufacturer ID and device ID

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.

(2) It is not allowed to adopt any other code which is not in the above command definition table.



8. MEMORY ORGANIZATION

Table 3. Memory Organization

Block	Sector	Address Range		
	31	01F000h	01FFFFh	
1	:	:	:	
	16	010000h	010FFFh	
	15	00F000h	00FFFFh	
	:	:	:	
	3	003000h	003FFFh	
	2	002000h	002FFFh	
	1	001000h	001FFFh	
	0	000000h	000FFFh	



9. DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure the device is ready for the intended operation.
- When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z. The CS# falling time needs to follow tCHCL spec. (Please refer to "Table 13. AC Characteristics")
- When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge. The CS# rising time needs to follow tCLCH spec. (Please refer to "Table 13. AC Characteristics")
- 4. Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as *"Figure 2. Serial Modes Supported"*.
- 5. For the following instructions: RDID, RDSR, READ, FAST_READ, RDSFDP, DREAD, RES and REMS the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, CE, PP, RDP and DP the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, and Erase.




Figure 2. Serial Modes Supported

Note:

CPOL indicates clock polarity of Serial master:

-CPOL=1 for SCLK high while idle,

-CPOL=0 for SCLK low while not transmitting.

CPHA indicates clock phase.

The combination of CPOL bit and CPHA bit decides which Serial mode is supported.



10. COMMAND DESCRIPTION

10-1. Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, SE, BE, CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low \rightarrow sending WREN instruction code \rightarrow CS# goes high. (see *"Figure 12. Write Enable (WREN) Sequence (Command 06)"*)

10-2. Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low \rightarrow sending WRDI instruction code \rightarrow CS# goes high. (see *"Figure 13. Write Disable (WRDI) Sequence (Command 04)"*)

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE) instruction completion
- Chip Erase (CE) instruction completion

10-3. Read Identification (RDID)

RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macronix Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte device ID, and the individual device ID of second-byte ID is as followings: 11(hex) for MX25L1006E.

The sequence of issuing RDID instruction is: CS# goes low \rightarrow sending RDID instruction code \rightarrow 24-bits ID data out on SO \rightarrow to end RDID operation can use CS# to high at any time during data out. (see "Figure 14. Read Identification (RDID) Sequence (Command 9F)")

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.



10-4. Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low \rightarrow sending RDSR instruction code \rightarrow Status Register data out on SO (see *"Figure 15. Read Status Register (RDSR) Sequence (Command 05)"*)

The definition of the status register bits is as below:

WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

WEL bit. The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/ erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction.

BP1, BP0 bits. The Block Protect (BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in *"Ta-ble 1. Protected Area Sizes"*) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase(CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed)

SRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP# pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP1, BP0) are read only.

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD (status register write protect)	0	0	0	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
1=status register write disable				(Note 1)	(Note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation

Table 4. Status Register

Notes: 1. See the table "Table 1. Protected Area Sizes".



10-5. Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP1, BP0) bits to define the protected area of memory (as shown in *"Table 1. Protected Area Sizes"*). The WRSR also can set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#) pin signal. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low \rightarrow sending WRSR instruction code \rightarrow Status Register data on SI \rightarrow CS# goes high. (see "Figure 16. Write Status Register (WRSR) Sequence (Command 01)")

The WRSR instruction has no effect on b6, b5, b4, b1, b0 of the status register.

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

Table 5. Protection Modes

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP1 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)The SRWD, BP0-BP1 of status register bits cannot be changed		WP#=0, SRWD bit=1	The protected area cannot be program or erase.

Note:

1. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in "Table 1. Protected Area Sizes".

As the table above showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP# is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP1, BP0. The protected area, which is defined by BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP# is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP1, BP0. The protected area, which is defined by BP1, BP0, is at software protected mode (SPM)

Note: If SRWD bit=1 but WP# is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP# is low (or WP# is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP1, BP0 and hardware protected mode by the WP# to against data modification.

Note: to exit the hardware protected mode requires WP# driving high once the hardware protected mode is entered. If the WP# pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP1, BP0.



10-6. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low \rightarrow sending READ instruction code \rightarrow 3-byte address on SI \rightarrow data out on SO \rightarrow to end READ operation can use CS# to high at any time during data out. (see "Figure 17. Read Data Bytes (READ) Sequence (Command 03)")

10-7. Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST_READ instruction is: CS# goes low \rightarrow sending FAST_READ instruction code \rightarrow 3-byte address on SI \rightarrow 1-dummy byte address on SI \rightarrow data out on SO \rightarrow to end FAST_READ operation can use CS# to high at any time during data out. (see "*Figure 18. Read at Higher Speed (FAST_READ) Sequence (Command OB)*")

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

10-8. Dual Output Mode (DREAD)

The DREAD instruction enables double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits(interleave on 1I/20 pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The sequence is shown as "Figure 19. Dual Output Read Mode Sequence (Command 3B)".

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

The DREAD only performs read operation. Program/Erase /Read ID/Read status....operation do not support DREAD throughputs.

10-9. Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see *"Table 3. Memory Organization"*) is a valid address for Sector Erase (SE) instruction. The CS#

16



must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low \rightarrow sending SE instruction code \rightarrow 3-byte address on SI \rightarrow CS# goes high. (see "Figure 21. Sector Erase (SE) Sequence (Command 20)")

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.

10-10. Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (see "*Table 3. Memory Organization*") is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low \rightarrow sending BE instruction code \rightarrow 3-byte address on SI \rightarrow CS# goes high. (see "Figure 22. Block Erase (BE) Sequence (Command 52 or D8)")

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the page.

10-11. Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). Any address of the sector (see "*Table 3. Memory Organization*") is a valid address for Chip Erase (CE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low \rightarrow sending CE instruction code \rightarrow CS# goes high. (see *"Figure 23. Chip Erase (CE) Sequence (Command 60 or C7)"*)

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP1, BP0 all set to "0".

10-12. Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The last address



byte (the 8 least significant address bits, A7-A0) should be set to 0 for 256 bytes page program. If A7-A0 are not all zero, transmitted data that exceed page length are programmed from the starting address (24-bit address that last 8 bit are all 0) of currently selected page. The CS# must keep during the whole Page Program cycle. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed. If the data bytes sent to the device exceeds 256, the last 256 data byte is programmed at the request page and previous data will be disregarded. If the data bytes sent to the device has not exceeded 256, the data will be programmed at the request address of the page. There will be no effort on the other data bytes of the same page.

The sequence of issuing PP instruction is: CS# goes low \rightarrow sending PP instruction code \rightarrow 3-byte address on SI \rightarrow at least 1-byte on data on SI \rightarrow CS# goes high. (see *"Figure 20. Page Program (PP) Sequence (Command 02)"*)

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP1, BP0 bits, the Page Program (PP) instruction will not be executed.

10-13. Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the Deep Power-down mode), the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep power-down mode. It's different from Standby mode.

The sequence of issuing DP instruction is: CS# goes low \rightarrow sending DP instruction code \rightarrow CS# goes high. (see "*Figure 24. Deep Power-down (DP) Sequence (Command B9)*")

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP) and Read Electronic Signature (RES) instruction. (RES instruction to allow the ID been read out). When Power-down, the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep Power-down mode and reducing the current to ISB2.

10-14. Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in *"Table 13. AC Characteristics"*. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of "Table 6. ID Definitions". This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/ erase/write cycle in progress.

The sequence is shown as "Figure 25. Read Electronic Signature (RES) Sequence (Command AB)" and "Figure 26. Release from Deep Power-down (RDP) Sequence (Command AB)".



The RES instruction is ended by CS# going high after the ID has been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

The RDP instruction is for releasing from Deep Power-Down Mode.

10-15. Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction is an alternative to the Release from Deep Power-down/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The REMS instruction is very similar to the Release from Deep Power-down/Device ID instruction. The instruction is initiated by driving the CS# pin low and shift the instruction code "90h" followed by two dummy bytes and one bytes address (A7~A0). After that, the Manufacturer ID for Macronix (C2h) and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in *"Figure 27. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90)"*. The Device ID values are listed in Table of *"Table 6. ID Definitions"*. If the one-byte address is initially set to 01h, the device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

Table 6. ID Definitions

RDID Command	manufacturer ID	memory type	memory density		
RDID Command	C2	20	11		
RES Command	electronic ID				
RES Command	10				
REMS Command	manufacturer ID	device ID			
REIVIS COITIITIATIO	C2	10			



10-16. Read SFDP Mode (RDSFDP)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

The sequence of issuing RDSFDP instruction is CS# goes low \rightarrow send RDSFDP instruction (5Ah) \rightarrow send 3 address bytes on SI pin \rightarrow send 1 dummy byte on SI pin \rightarrow read SFDP code on SO \rightarrow to end RDSFDP operation can use CS# to high at any time during data out.

SFDP is a JEDEC Standard, JESD216.




Figure 3. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence



Table 7. Signature and Parameter Identification Data Values

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
		00h	07:00	53h	53h
SFDP Signature	Fixed: 50444653h	01h	15:08	46h	46h
	Fixed. 5044405511	02h	23:16	44h	44h
		03h	31:24	50h	50h
SFDP Minor Revision Number	Start from 00h	04h	07:00	00h	00h
SFDP Major Revision Number	Start from 01h	05h	15:08	01h	01h
Number of Parameter Headers	This number is 0-based. Therefore, 0 indicates 1 parameter header.	06h	23:16	01h	01h
Unused		07h	31:24	FFh	FFh
ID number (JEDEC)	00h: it indicates a JEDEC specified header.	08h	07:00	00h	00h
Parameter Table Minor Revision Number	Start from 00h	09h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 01h	0Ah	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	0Bh	31:24	09h	09h
		0Ch	07:00	30h	30h
Parameter Table Pointer (PTP)	First address of JEDEC Flash Parameter table	0Dh	15:08	00h	00h
		0Eh	23:16	00h	00h
Unused		0Fh	31:24	FFh	FFh
ID number (Macronix manufacturer ID)	it indicates Macronix manufacturer ID	10h	07:00	C2h	C2h
Parameter Table Minor Revision Number	Start from 00h	11h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 01h	12h	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13h	31:24	04h	04h
		14h	07:00	60h	60h
Parameter Table Pointer (PTP)	First address of Macronix Flash Parameter table	15h	15:08	00h	00h
		16h	23:16	00h	00h
Unused		17h	31:24	FFh	FFh



Table 8. Parameter Table (0): JEDEC Flash Parameter Tables

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Block/Sector Erase sizes	00: Reserved, 01: 4KB erase, 10: Reserved, 11: not support 4KB erase		01:00	01b	
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction Required for Writing to Volatile Status Registers	0: not required 1: required 00h to be written to the status register	30h	03	0b	E5h
Write Enable Opcode Select for Writing to Volatile Status Registers	be set to 00b.	is 04		0b	
Unused	Contains 111b and can never be changed		07:05	111b	
4KB Erase Opcode		31h	15:08	20h	20h
(1-1-2) Fast Read (Note2)	0=not support 1=support		16	1b	
Address Bytes Number used in addressing flash array	00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved		18:17	00b	81h
Double Transfer Rate (DTR) Clocking	0=not support 1=support		19	0b	
(1-2-2) Fast Read	0=not support 1=support	32h	20	0b	
(1-4-4) Fast Read	0=not support 1=support		21	0b	
(1-1-4) Fast Read	0=not support 1=support		22	0b	
Unused			23	1b	
Unused		33h	31:24	FFh	FFh
Flash Memory Density		37h:34h	31:00	000F F	FFFh
(1-4-4) Fast Read Number of Wait states (Note3)	0 0000b: Wait states (Dummy Clocks) not support	- 38h	04:00	0 0000b	00h
(1-4-4) Fast Read Number of Mode Bits (Note4)	000b: Mode Bits not support	5011	07:05	000b	00h
(1-4-4) Fast Read Opcode		39h	15:08	FFh	FFh
(1-1-4) Fast Read Number of Wait states	Clocks) not support		20:16	0 0000b	00h
(1-1-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	3Ah	23:21	000b	0011
(1-1-4) Fast Read Opcode		3Bh	31:24	FFh	FFh



Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)	
(1-1-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	3Ch	04:00	0 1000b	08h	
(1-1-2) Fast Read Number of Mode Bits	000b: Mode Bits not support		07:05	000b		
(1-1-2) Fast Read Opcode		3Dh	15:08	3Bh	3Bh	
(1-2-2) Fast Read Number of Wait states) Fast Read Number of Wait 0 0000b: Wait states (Dummy Clocks) not support 3EI		20:16	0 0000b	00h	
(1-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support		23:21	000b	0011	
(1-2-2) Fast Read Opcode		3Fh	31:24	FFh	FFh	
(2-2-2) Fast Read	0=not support 1=support		00	0b		
Unused		104	03:01	111b		
(4-4-4) Fast Read	0=not support 1=support	40h	04	0b	EEh	
Unused			07:05	111b		
Unused		43h:41h	31:08	FFh	FFh	
Unused		45h:44h	15:00	FFh	FFh	
(2-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	46h	20:16	0 0000b	00h	
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	4011	23:21	000b	0011	
(2-2-2) Fast Read Opcode		47h	31:24	FFh	FFh	
Unused		49h:48h	15:00	FFh	FFh	
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	4Ah	20:16	0 0000b	00h	
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	470	23:21	000b	0011	
(4-4-4) Fast Read Opcode		4Bh	31:24	FFh	FFh	
Sector Type 1 Size	Sector/block size = 2 ^N bytes (Note5) 0x00b: this sector type doesn't exist	4Ch	07:00	0Ch	0Ch	
Sector Type 1 erase Opcode		4Dh	15:08	20h	20h	
Sector Type 2 Size	Sector/block size = 2^N bytes 0x00b: this sector type doesn't exist	4Eh	23:16	10h	10h	
Sector Type 2 erase Opcode		4Fh	31:24	D8h	D8h	
Sector Type 3 Size	Sector/block size = 2^N bytes 0x00b: this sector type doesn't exist	50h	07:00	00h	00h	
Sector Type 3 erase Opcode		51h	15:08	FFh	FFh	
Sector Type 4 Size	Sector/block size = 2^N bytes 0x00b: this sector type doesn't exist	52h	23:16	00h	00h	
Sector Type 4 erase Opcode		53h	31:24	FFh	FFh	



Table 9. Parameter Table (1): Macronix Flash Parameter Tables

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)	
Vcc Supply Maximum Voltage	2000h=2.000V 2700h=2.700V 3600h=3.600V	61h:60h	07:00 15:08	00h 36h	00h 36h	
Vcc Supply Minimum Voltage	1650h=1.650V 2250h=2.250V 2350h=2.350V 2700h=2.700V	63h:62h	23:16 31:24	00h 27h	00h 27h	
H/W Reset# pin	0=not support 1=support		00	0b		
H/W Hold# pin	0=not support 1=support		01	1b		
Deep Power Down Mode	0=not support 1=support]	02	1b		
S/W Reset	0=not support 1=support		03	0b		
S/W Reset Opcode	Reset Enable (66h) should be issued before Reset Opcode	65h:64h	11:04	1111 1111b (FFh)	4FF6h	
Program Suspend/Resume	0=not support 1=support	support 1=support		0b		
Erase Suspend/Resume	0=not support 1=support			0b		
Unused			14	1b		
Wrap-Around Read mode	0=not support 1=support		15	0b		
Wrap-Around Read mode Opcode		66h	23:16	FFh	FFh	
Wrap-Around Read data length	08h:support 8B wrap-around read 16h:8B&16B 32h:8B&16B&32B 64h:8B&16B&32B&64B	67h	31:24	FFh	FFh	
Individual block lock	0=not support 1=support		00	0b		
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	1b		
Individual block lock Opcode			09:02	1111 1111b (FFh)		
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6Bh:68h	10	1b	C7FEh	
Secured OTP	•		11	0b		
Read Lock	0=not support 1=support		12	0b		
Permanent Lock	0=not support 1=support		13	0b		
Unused			15:14	11b		
Unused			31:16	FFh	FFh	
Unused		6Fh:6Ch	31:00	FFh	FFh	



- Note 1: h/b is hexadecimal or binary.
- Note 2: **(x-y-z)** means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x), address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2), and (4-4-4)
- Note 3: Wait States is required dummy clock cycles after the address bits or optional mode bits.
- Note 4: **Mode Bits** is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg,read performance enhance toggling bits)
- Note 5: 4KB=2^0Ch,32KB=2^0Fh,64KB=2^10h
- Note 6: All unused and undefined area data is blank FFh.



11. POWER-ON STATE

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at power-up stage and then after a delay of tVSL (Refer to "Table 14. Power-Up Timing")
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The read, write, erase, and program command should be sent after the time delay: tVSL after VCC reached VCC minimum level.

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL.

Please refer to the figure of "Table 14. Power-Up Timing".

Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended.(generally around 0.1uF)



12. ELECTRICAL SPECIFICATIONS

Table 10. Absolute Maximum Ratings

RATING		VALUE
Ambient Operating Temperature	Industrial grade	-40°C to 85°C
Storage Temperature		-65°C to 150°C
Applied Input Voltage		-0.5V to 4.6V
Applied Output Voltage		-0.5V to 4.6V
VCC to Ground Potential		-0.5V to 4.6V

NOTICE:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot to 4.6V or -0.5V for period up to 20ns.
- 4. All input and output pins may overshoot to VCC+0.5V while VCC+0.5V is smaller than or equal to 4.6V.

Figure 4. Maximum Negative Overshoot Waveform




Figure 5. Maximum Positive Overshoot Waveform




Table 11. Capacitance TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN = 0V
COUT	Output Capacitance			8	pF	VOUT = 0V



Figure 6. Input Test Waveforms and Measurement Level




Figure 7. Output Loading






Table 12. DC Characteristics

Temperature = -40° C to 85° C, VCC = 2.7V ~ 3.6V

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions			
ILI	Input Load Current	1			± 2	uA	VCC = VCC Max			
161					12	uA	VIN = VCC or GND			
ILO	Output Leakage Current	1			± 2	uA	VCC = VCC Max			
	Output Leakage Outrent	'			± 2	uA	VOUT = VCC or GND			
ISB1	VCC Standby Current	1		15	25	uA	VIN = VCC or GND			
1001	-			10	20	G/ (CS#=VCC			
ISB2	Deep Power-down			2	10	uA	VIN = VCC or GND			
	Current				-	-	CS#=VCC			
							f=104MHz			
					12	mA	fT=80MHz (Dual Output)			
							SCLK=0.1VCC/0.9VCC,			
							SO=Open f=66MHz			
ICC1	VCC Read	1			10	mA	SCLK=0.1VCC/0.9VCC,			
					10	шА	SO=Open			
										f=33MHz
					4	mA	SCLK=0.1VCC/0.9VCC,			
							SO=Open			
1000	VCC Program Current			4.5	00		Program in Progress			
ICC2	(PP)	1		15	20	mA	CS#=VCC			
	VCC Write Status						Program status register in			
ICC3	Register (WRSR)			3	15	mA	progress			
	Current						CS#=VCC			
ICC4	VCC Sector Erase	1		9	15	mA	Erase in Progress			
1004	Current (SE)			9	15		CS#=VCC			
ICC5	VCC Chip Erase	1		15	20	mA	Erase in Progress			
	Current (CE)	-		10			CS#=VCC			
VIL	Input Low Voltage		-0.5		0.3VCC	V				
VIH	Input High Voltage		0.7VCC		VCC+0.4	V				
VOL	Output Low Voltage				0.4	V	IOL = 1.6mA			
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA			
VWI	Low VCC Write Inhibit Voltage	3	2.1	2.3	2.5	V				

Notes :

1. Typical values at VCC = 3.3V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. Typical value is calculated by simulation.

3. Not 100% tested.



Table 13. AC Characteristics

Temperature = -40° C to 85° C, VCC = 2.7V ~ 3.6V

Symbol	Alt.	Parameter		Min.	Тур.	Max.	Unit
fSCLK	fC	Clock Frequency for the following instructions: RDSFDP, PP, SE, BE, CE, DP, RES, RDP, WF RDID, RDSR, WRSR		DC		104	MHz
fRSCLK	fR	Clock Frequency for READ instructions		DC		33	MHz
ftsclk	fT	Clock Frequency for DREAD instructions		DC		80	MHz
tCH(1)	tCLH		@33MHz @104MHz	<u>13</u> 4.7			ns ns
tCL(1)	tCLL	Clock Low Time	@33MHz @104MHz	13 4.7			ns ns
tCLCH(2)		Clock Rise Time (3) (peak to peak)		0.1			V/ns
tCHCL(2)		Clock Fall Time (3) (peak to peak)		0.1			V/ns
tSLCH	tCSS	CS# Active Setup Time (relative to SCLK)		7			ns
tCHSL		CS# Not Active Hold Time (relative to SCLK)		7			ns
tDVCH	tDSU	Data In Setup Time		2			ns
tCHDX	tDH	Data In Hold Time		5			ns
tCHSH	-	CS# Active Hold Time (relative to SCLK)		7			ns
tSHCH		CS# Not Active Setup Time (relative to SCLK)		7			ns
tSHSL	tCSH	CS# Deselect Time	Read	15			ns
		V	Vrite	40			ns
tSHQZ(2)	tDIS	Output Disable Time				6	ns
tCLQV	tV		30pF 15pF			8	ns ns
tCLQX	tHO	Output Hold Time	Торг	0		0	ns
tHLCH		HOLD# Setup Time (relative to SCLK)		5			ns
tCHHH		HOLD# Hold Time (relative to SCLK)		5			ns
tHHCH		HOLD Setup Time (relative to SCLK)		5			ns
tCHHL		HOLD Hold Time (relative to SCLK)		5			ns
tHHQX(2)	tLZ	HOLD to Output Low-Z				6	ns
tHLQZ(2)	tHZ	HOLD# to Output High-Z				6	ns
tWHSL(4)	•• · · ·	Write Protect Setup Time		20			ns
tSHWL(4)		Write Protect Hold Time		100			ns
tDP(2)		CS# High to Deep Power-down Mode				10	us
tRES1(2)		CS# High to Standby Mode without Electronic	Signature Read			8.8	us
tRES2(2)		CS# High to Standby Mode with Electronic Sig				8.8	us
tW		Write Status Register Cycle Time	-		5	40	ms
tBP		Byte-Program			9	50	us
tPP		Page Program Cycle Time			0.6	3	ms
tSE		Sector Erase Cycle Time			40	200	ms
tBE		Block Erase Cycle Time			0.4	2	S
tCE		Chip Erase Cycle Time			0.8	2	S

Note:

1. tCH + tCL must be greater than or equal to 1/f (fC or fR).

2. Value guaranteed by characterization, not 100% tested in production.

3. Expressed as a slew-rate.

4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.

5. Test condition is shown as "Figure 6. Input Test Waveforms and Measurement Level" & "Figure 7. Output Loading".

6. The CS# rising time needs to follow tCLCH spec and CS# falling time needs to follow tCHCL spec.



Table 14. Power-Up Timing

Symbol	Parameter	Min.	Max.	Unit
tVSL(1)	VCC(min) to CS# low	200		us

Note: 1. The parameter is characterized only.

12-1. Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



13. Timing Analysis

Figure 8. Serial Input Timing




Figure 9. Output Timing







Figure 10. Hold Timing



* SI is "don't care" during HOLD operation.








Figure 12. Write Enable (WREN) Sequence (Command 06)







Figure 13. Write Disable (WRDI) Sequence (Command 04)

































Figure 19. Dual Output Read Mode Sequence (Command 3B)














Figure 21. Sector Erase (SE) Sequence (Command 20)



Note: SE command is 20(hex).


Figure 22. Block Erase (BE) Sequence (Command 52 or D8)



Note: BE command is 52 or D8(hex).



Figure 23. Chip Erase (CE) Sequence (Command 60 or C7)



Note: CE command is 60(hex) or C7(hex).





Figure 24. Deep Power-down (DP) Sequence (Command B9)

Figure 25. Read Electronic Signature (RES) Sequence (Command AB)









Figure 26. Release from Deep Power-down (RDP) Sequence (Command AB)






Notes:

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first



Figure 28. Power-up Timing







14. RECOMMENDED OPERATING CONDITIONS

14-1. At Device Power-Up

AC timing illustrated in "Figure 29. AC Timing at Device Power-Up" and "Figure 30. Power-Down Sequence" are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.





Symbol	Parameter	Notes Min.		Max.	Unit	
tVR	VCC Rise Time	1	5	500000	us/V	

Notes :

1. Sampled, not 100% tested.

2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to "Table 13. AC Characteristics" table.



Figure 30. Power-Down Sequence

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.

VCC	
CS#	
SCLK	



15. ERASE AND PROGRAMMING PERFORMANCE

Parameter	Min.	Тур. (1)	Max. (2)	Unit
Write Status Register Cycle Time		5	40	ms
Sector erase Time		40	200	ms
Block erase Time		0.4	2	s
Chip Erase Time		0.8	2	s
Byte Program Time (via page program command)		9	50	us
Page Program Time		0.6	3	ms
Erase/Program Cycle	100,000			cycles

Notes:

- 1. Typical program and erase time assumes the following conditions: 25°C, 3.3V, and checkerboard pattern.
- 2. Under worst conditions of 85°C and 2.7V.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. Erase/Program cycles comply with JEDEC: JESD47 & JESD22-A117 standard.

17. DATA RETENTION

Parameter	Condition	Min.	Max.	Unit
Data retention	55°C	20		years

16. LATCH-UP CHARACTERISTICS

	Min.	Max.
Input Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax
Input Voltage with respect to GND on SO	-1.0V	VCC + 1.0V
Current	-100mA	+100mA
Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time.		




18. ORDERING INFORMATION

PART NO.	CLOCK (MHz)	Temperature	Package	Remark
MX25L1006EMI-10G	104	-40~85°C	8-SOP (150mil)	
MX25L1006EZUI-10G	104	-40~85°C	8-USON (2x3mm)	
MX25L1006EBAI-10G	104	-40~85°C	8-WLCSP	




19. PART NAME DESCRIPTION





20. PACKAGE INFORMATION

Doe. Title: Package Outline for SOP 8L (150MIL)




Dimensions (inch dimensions are derived from the original mm dimensions)

SY UNIT		А	A1	A2	b	С	D	Е	E1	е	L	L1	s	θ
	Min.		0.10	1.35	0.36	0.15	4.77	5.80	3.80		0.46	0.85	0.41	0
mm	Nom.	-	0.15	1.45	0.41	0.20	4.90	5.99	3.90	1.27	0.66	1.05	0.54	5
	Max.	1.75	0.20	1.55	0.51	0.25	5.03	6.20	4.00		0.86	1.25	0.67	8
	Min.		0.004	0.053	0.014	0.006	0.188	0.228	0.150		0.018	0.033	0.016	0
Inch	Nom.		0.006	0.057	0.016	0.008	0.193	0.236	0.154	0.050	0.026	0.041	0.021	5
	Max.	0.069	0.008	0.061	0.020	0.010	0.198	0.244	0.158		0.034	0.049	0.026	8

Dwg. No.	Revision		Refe	rence	
Dwg. No.	Revision	JEDEC	EIAJ		
6110-1401	7	MS-012			



Doc. Title: Package Outline for USON 8L (2x3x0.6MM, LEAD PITCH 0.5MM)



Note:


This package has an exposed metal pad underneath the package. It is recommended to leave the metal pad floating or to connect it to the same ground as the GND pin of the package. Do not connect the metal pad to any other voltage or signal line on the PCB. Avoid placing vias or traces underneath the metal pad. Connection of this metal pad to any other voltage or signal line can result in shorts and/or electrical malfunction of the device.

		Α	A1	A2	A3	b	D	D1	Е	E1	е	L	L1	L3
	Min.	0.50	0			0.20	1.90	1.50	2.90	0.10		0.40	-	0.30
mm	Nom.	0.55	0.035	0.40	0.152	0.25	2.00	1.60	3.00	0.20	0.50	0.45		
	Max.	0.60	0.05	0.425	-	0.30	2.10	1.70	3.10	0.30		0.50	0.15	
	Min.	0.020	0			0.008	0.075	0.059	0.114	0.004		0.016		0.012
Inch	Nom.	0.022	0.0014	0.016	0.0060	0.010	0.079	0.063	0.118	0.008	0.020	0.018		
	Max.	0.024	0.002	0.0167		0.012	0.083	0.067	0.122	0.012		0.020	0.006	

Dwg No	Revision	Reference					
Dwg. No.	Revision	JEDEC	EIAJ				
6110-3602	4	MO-252					



Title: Package Outline for 8BALL WLCSP (BALL PITCH 0.50mm, BALL DIAMETER 0.25MM)



Dimensions (inch dimensions are derived from the original mm dimensions)

SY UNIT	'MBOL	A	A1	b	e
	Min.	0.35	0.10	0.22	
mm	Nom.	0.40	0.13	0.25	0.50
	Max.	0.45	0.16	0.28	
	Min.	0.014	0.004	0.009	
Inch	Nom.	0.016	0.005	0.010	0.020
	Max.	0.018	0.006	0.011	

Please contact local Macronix sales channel for complete package dimensions.



21. REVISION HISTORY

Revision N	o. Description	Page	Date
1.0	1. Removed "Preliminary"	P4	APR/15/2011
	2. Modified pin name from SI to SI/SIO0 and from SO to SO/SIO1	P5,6	
1.1	1. Added Read SFDP (RDSFDP) Mode	P4,10,12,	FEB/10/2012
		P20~25,30	
1.2	1. Modified Secured OTP data from 1 to 0	P24	AUG/15/2013
	2. Content modification.	P17-18	
1.3	1. Updated parameters for DC/AC Characteristics	P4,29,30	NOV/12/2013
	2. Updated Erase and Programming Performance	P4,44	
1.4	1. Added WLCSP package and Part No.	P5,6,45,46,49	APR/10/2014



Except for customized products which have been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

Copyright© Macronix International Co., Ltd. 2011~2014. All rights reserved, including the trademarks and tradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, NBit, Nbit, NBiit, Macronix NBit, eLiteFlash, HybridNVM, HybridFlash, XtraROM, Phines, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, Macronix vEE, Macronix MAP, Rich Audio, Rich Book, Rich TV, and FitCAM. The names and brands of third party referred thereto (if any) are for identification purposes only.

For the contact and order information, please visit Macronix's Web site at: http://www.macronix.com

MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NAND Flash category:

Click to view products by Macronix manufacturer:

Other Similar products are found below :

EAN62827101 TC58NVG1S3HBAI4 MT29F256G08AUCABH3-10ITZ:A MT29F4G08ABADAWP-ITX:D MT29F128G08AKCABH2-10ITZ:A MT29F64G08AECABH1-10ITZ:A TH58NVG2S3HBAI4 S99ML04G10019 W29N02KVSIAF MT29F4G01ABAFDWB-IT:F MT29F8G01ADAFD12-IT:F TR W25N01JWSFIT GD5F1GQ4UBYIGR AT45DQ161-SSHF-B MT29F4G08ABADAH4-IT:D GD25D10BTIGR SST26WF080B-104I/MF SST26WF016B-104I/MF SST26VF064B-104I/SO SST25VF512A-33-4I-SAE MT29F128G08AJAAAWP-ITZ:A MT29F2G08ABAEAH4:E TR MT29F2G08ABBEAH4-IT:E MT29F2G16ABBEAH4-AAT:E TR MT29F32G08CBADAWP:D SST26WF040B-104I/SN SST25WF040B-40I/SN SST25VF512A-33-4C-SAE SST25VF040B-50-4I-S2AE SST25VF010A-33-4I-SAE SST25LF020A-33-4I-SAE GD25Q16CSIGTR SST25WF080B-40I/SN AT17F16-30CU IS34ML01G084-TLI S34ML08G101BHA000 MT29F2G08ABAEAH4-IT:E TR S34ML16G202BHI000 MT29F2G08ABAEAH4-AATX:E TR MT29F4G08ABAEAH4-ITS:E TR TH58NYG3S0HBAI4 S34MS16G202BHI000 IS37SML01G1-LLI IS34MW01G164-BLI IS34ML01G084-BLI IS34ML01G081-BLI MT29F2G08ABAEAH4-AITX:E TR S34ML01G100TFB000 MT29F4G08ABADAH4-AITX:D TR S34ML01G200TF1900