



PIC16(L)F191XX

LCD Control with Core Independent Peripherals, 28/40/48/64-Pin Microcontroller Product Brief

Description:

PIC16(L)F191XX microcontrollers offer eXtreme Low-Power (XLP) LCD drive coupled with Core Independent Peripherals and Intelligent Analog. They are especially suited for battery powered LCD applications due to an integrated charge pump, high current I/O drive for backlighting, and battery backup of the Real Time Clock/Calendar (RTCC). Active clock tuning of the HFINTOSC provides a highly accurate clock source over voltage and temperature. The family also features new 12-bit ADC² automating Capacitive Voltage Divider (CVD) techniques for advanced touch sensing, averaging, filtering, oversampling and automatic threshold comparison. Other new features include low-power IDLE and DOZE modes, Device Information Area (DIA), and Memory Access Partition (MAP). These low-power products will be offered in a broad range of pin counts from 28- to 64-pins to support the customer in various LCD and general purpose applications.

Core Features:

- C Compiler Optimized RISC Architecture
- Only 49 Instructions
- Operating Speed:
 - DC – 32 MHz clock input
 - 125 ns minimum instruction cycle
- Interrupt Capability
- 16-Level Deep Hardware Stack
- Timers:
 - Two 8-bit (TMR2) with Hardware Limit Timer (HLT) Extension
 - 16-bit (TMR0/1)
- Low-Current Power-on Reset (POR)
- Configurable Power-up Timer (PWRT)
- Brown-out Reset (BOR) with Fast Recovery
- Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT):
 - Variable prescaler selection
 - Variable window size selection
 - All sources configurable in hardware or software
- Programmable Code Protection

Memory:

- Up to 56 KB Flash Program Memory
- Up to 4 KB Data SRAM Memory
- 256 Bytes DataEE
- Direct, Indirect and Relative Addressing modes
- Memory Access Partition (MAP):
 - Right protect
 - Custom Partition
- Device Information Area (DIA)

Operating Characteristics:

- Operating Voltage Range:
 - 1.8V to 3.6V (PIC16LF191XX)
 - 2.3V to 5.5V (PIC16F191XX)
- Temperature Range:
 - Industrial: -40°C to 85°C
 - Extended: -40°C to 125°C

Power-Saving Functionality:

- **DOZE mode:** Ability to run CPU core slower than the system clock
- **IDLE mode:** Ability to halt CPU core while internal peripherals continue operating
- **Sleep mode:** Lowest power consumption
- **Peripheral Module Disable (PMD):** Ability to disable hardware module to minimize power consumption of unused peripherals

eXtreme Low-Power (XLP) Features:

- Sleep mode: 50 nA @ 1.8V, typical
- Watchdog Timer: 500 nA @ 1.8V, typical
- Secondary Oscillator: 500 nA @ 32 kHz
- Operating Current:
 - 8 μ A @ 32 kHz, 1.8V, typical
 - 32 μ A/MHz @ 1.8V, typical

Digital Peripherals:

- LCD Controller:
 - Up to 360 segments
 - Charge pump for low-voltage/current operation
 - Contrast control
- Four Configurable Logic Cell (CLC):
 - Integrated combinational and sequential logic

- Complementary Waveform Generator (CWG):
 - Rising and falling edge dead-band control
 - Full-bridge, half-bridge, 1-channel drive
 - Multiple signal sources
- Two Capture/Compare/PWM (CCP) module
- Two 10-bit PWMs
- Peripheral Pin Select (PPS):
 - Enables pin mapping of digital I/O
- Communication:
 - Two EUSART, RS-232, RS-485, LIN compatible
 - One SPI
 - One I²C, SMBus, PMBus™ compatible
- Up to 59 I/O Pins
- Individually Programmable Pull-ups
- Slew Rate Control
- Interrupt-on-Change with Edge-Select
- Input Level Selection Control (ST or TTL)
- Digital Open-Drain Enable
- Current-mode Enable

Analog Peripherals:

- Analog-to-Digital Converter with Computation (ADC²):
 - 12-bit with up to 47 external channels
 - Automated post-processing
 - Automates math functions on input signals: averaging, filter calculations, oversampling and threshold comparison
 - Conversion available during Sleep
- Two Comparators:
 - (1) Low-Power Comparator
 - (1) High-Speed Comparator
 - Fixed Voltage Reference at non-inverting input(s)
 - Comparator outputs externally accessible
- 5-Bit Digital-to-Analog Converter (DAC):
 - 5-bit resolution, rail-to-rail
 - Positive Reference Selection
 - Unbuffered I/O pin output
 - Internal connections to ADCs and comparators
- Voltage Reference:
 - Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels

Flexible Oscillator Structure:

- High-Precision Internal Oscillator:
 - Active clock tuning of HFINTOSC over voltage and temperature
 - Selectable frequency range up to 32 MHz
 - ±1% typical
- x2/x4 PLL with Internal and External Sources
- Low-Power Internal 32 kHz Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOCS)
- External Oscillator Block with:
 - Three external clock modes up to 20 MHz
 - Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripherals clock stops
 - Oscillator Start-up Timer (OST)
 - Ensures stability of crystal oscillator sources

TABLE 1: PIC16(L)F191XX FAMILY TYPES

Device	Data Sheet Index	Program Flash Memory (kW/KB)	DataEE (bytes)	Data SRAM (bytes)	I/O Pins	12-bit ADC (ch)	5-bit DAC	Comparator	8-bit/ (with HLT) Timer	16-bit Timer	Window Watchdog Timer (WWDT)	CCP/10-bit PWM	CWG	CLC	Zero-Cross Detect	Temperature Sensor	Memory Access Partition	Device Information Area	EUSART/ I ² C/SPI	Peripheral Pin
PIC16(L)F19155	(A)	8/14	256	1024	24	22	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y
PIC16(L)F19156	(A)	16/28	256	2048	24	22	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y
PIC16(L)F19175	(A)	8/14	256	1024	35	32	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y
PIC16(L)F19176	(A)	16/28	256	2048	35	32	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y
PIC16(L)F19185	(A)	8/14	256	1024	43	40	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y
PIC16(L)F19186	(A)	16/28	256	2048	43	40	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y
PIC16(L)F19195	(B)	8/14	256	1024	59	44	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y
PIC16(L)F19196	(B)	16/28	256	2048	59	44	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y
PIC16(L)F19197	(B)	32/56	256	4096	59	44	1	2	2	2	Y	2/2	1	4	Y	Y	Y	Y	2/1	Y

Note 1: I – Debugging integrated on chip.

Data Sheet Index:

- A. Future Release [PIC16\(L\)F191XX Data Sheet, 28/40/44/48-Pin](#)
 B. Future Release [PIC16\(L\)F1919X Data Sheet, 64-Pin](#)

Note: For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

PIC16(L)F191XX

TABLE 2: PACKAGES

Device	28 SPDIP	28 SOIC	28 SSOP	28 UQFN (4x4)	40 PDIP	40 UQFN (5x5)	44 TQFP	44 QFN (8x8)	48 UQFN (6x6)	48 TQFP (7x7)	64 TQFP	64 QFN (9x9)
PIC16(L)F19155	X	X	X	X								
PIC16(L)F19156	X	X	X	X								
PIC16(L)F19175					X	X	X	X				
PIC16(L)F19176					X	X	X	X				
PIC16(L)F19185									X	X		
PIC16(L)F19186									X	X		
PIC16(L)F19195											X	X
PIC16(L)F19196											X	X
PIC16(L)F19197											X	X

Note: Pin details are subject to change.

PIN DIAGRAMS

FIGURE 1: 28-PIN SSOP, SPDIP AND SOIC PACKAGE DIAGRAM FOR PIC16(L)F19155/56





FIGURE 2: 28-PIN UQFN PACKAGE DIAGRAM FOR PIC16(L)F19155/56



PIC16(L)F191XX

FIGURE 3: 40-PIN PDIP PACKAGE DIAGRAM FOR PIC16(L)F19175/76





FIGURE 4: 40-PIN UQFN (5X5X0.5) PACKAGE DIAGRAM FOR PIC16(L)F19175/76



PIC16(L)F191XX

FIGURE 5: 44-PIN TQFP PACKAGE DIAGRAM FOR PIC16(L)F19175/76






FIGURE 6: 44-PIN QFN (8X8X0.9) PACKAGE DIAGRAM FOR PIC16(L)F19175/76



Note 1: NC (no bond wire) to reserve the pin for backwards compatibility with previous 44-pin devices.

PIC16(L)F191XX

FIGURE 7: 48-PIN TQFP/UQFN PACKAGE DIAGRAM FOR PIC16(L)F19185/86



PIC16(L)F191XX

FIGURE 8: 64-PIN TQFP/QFN PACKAGE DIAGRAM FOR PIC16(L)F19195/96/97




TABLE 3: 28-PIN ALLOCATION TABLE (PIC16(L)F19155/56)

I/O ⁽²⁾	28-Pin SPDIP/SSOP/SOIC	28-Pin UQFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD
RA0	2	27	ANA0	—	C1IN0- C2IN0-	—	—	—	—	—	—	—	—	CLCIN0 ⁽¹⁾	—	SEC
RA1	3	28	ANA1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	CLCIN1 ⁽¹⁾	—	SEC
RA2	4	1	ANA2	—	C1IN0+ C2IN0+	—	DAC1OUT1	—	—	—	—	—	—	—	—	SEC
RA3	5	2	ANA3	VREF+	C1IN1+	—	DAC1REF+	—	—	—	—	—	—	—	—	SEC
RA4	6	3	ANA4	—	—	—	—	T0CKI ⁽¹⁾	—	—	—	—	—	—	—	SEC COR
RA5	7	4	—	—	—	—	—	—	—	—	—	SS ⁽¹⁾	—	—	—	—
RA6	10	7	ANA6	—	—	—	—	—	—	—	—	—	—	—	—	SEC
RA7	9	6	ANA7	—	—	—	—	—	—	—	—	—	—	—	—	SEC
RB0	21	18	ANB0	—	C2IN1+	ZCD	—	—	—	—	CWG1IN ⁽¹⁾	—	—	—	—	SEC
RB1	22	19	ANB1	—	C1IN3- C2IN3-	—	—	—	—	—	—	SCL ₁ SDA ^(1, 3, 4, 5, 6)	—	—	—	SEC
RB2	23	20	ANB2	—	—	—	—	—	—	—	—	SCL ₁ SDA ^(1, 3, 4, 5, 6)	—	—	—	SEC COR VLC
RB3	24	21	ANB3	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	—	—	—	SEC COR VLC
RB4	25	22	ANB4 ADCACT ⁽¹⁾	—	—	—	—	—	—	—	—	—	—	—	—	COR
RB5	26	23	ANB5	—	—	—	—	T1G ⁽¹⁾	—	—	—	—	—	—	—	SEC COR

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVLC.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 3: 28-PIN ALLOCATION TABLE (PIC16(L)F19155/56) (CONTINUED)

I/O ⁽²⁾	28-Pin SPDIP/SSOP/SOIC	28-Pin UQFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD
RB6	27	24	ANB6	—	—	—	—	—	—	—	—	—	TX2 ⁽¹⁾ CK2 ⁽¹⁾	CLCIN2 ⁽¹⁾	—	SEG
RB7	28	25	ANB7	—	—	—	DAC1OUT2	—	—	—	—	—	RX2 ⁽¹⁾ DT2 ⁽¹⁾	CLCIN3 ⁽¹⁾	—	SEG
RC0	11	8	—	—	—	—	—	T1CK1 ⁽¹⁾ SMTWIN1 ⁽¹⁾	—	—	—	—	—	—	—	—
RC1	12	9	—	—	—	—	—	SMTSIG1 ⁽¹⁾ T4IN ⁽¹⁾	CCP2 ⁽¹⁾	—	—	—	—	—	—	—
RC2	13	10	ANC2	—	—	—	—	—	CCP1 ⁽¹⁾	—	—	—	—	—	—	CO SEG
RC3	14	11	ANC3	—	—	—	—	T2IN ⁽¹⁾	—	—	—	SCK ⁽¹⁾ SCL ^(1,3,4)	—	—	—	SEG
RC4	15	12	ANC4	—	—	—	—	—	—	—	—	SDI ⁽¹⁾ SDA ^(1,3,4)	—	—	—	SEG
RC6	17	14	ANC6	—	—	—	—	—	—	—	—	—	TX1 ⁽¹⁾ CK1 ⁽¹⁾	—	—	CO SEG VLO
RC7	18	15	ANC7	—	—	—	—	—	—	—	—	—	RX1 ⁽¹⁾ DT1 ⁽¹⁾	—	—	SEG CO VLO
RE3	1	26	—	—	—	—	—	—	—	—	—	—	—	—	—	—
VLCD3	16	13	—	—	—	—	—	—	—	—	—	—	—	—	—	VLO
VDD	20	17	—	—	—	—	—	—	—	—	—	—	—	—	—	—
VSS	8 19	5 16	—	—	—	—	—	—	—	—	—	—	—	—	—	—
OUT ⁽²⁾	—	—	ADGRDA ADGRDB	—	C1OUT C2OUT	—	—	TMR0	CCP1 CCP2	PWM3 PWM4	CWG1A CWG1B CWG1C CWG1D	SDO SCK SCL SDA	TX1 DT1 CK1 TX2 DT2 CK2	CLC1OUT	RTCC	—

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVLSMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 4: 40/44-PIN ALLOCATION TABLE (PIC16(L)F19175/76)

I/O ⁽²⁾	40-Pin PDIP	40-Pin UQFN	44-Pin TQFP	44-Pin QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC
RA0	2	17	19	19	ANA0	—	C1IN0- C2IN0-	—	—	—	—	—	—	—	—	CLCIN0 ⁽¹⁾	—
RA1	3	18	20	20	ANA1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	CLCIN1 ⁽¹⁾	—
RA2	4	19	21	21	ANA2	—	C1IN0+ C2IN0+	—	DAC1OUT1	—	—	—	—	—	—	—	—
RA3	5	20	22	22	ANA3	VREF+	C1IN1+	—	DAC1REF+	—	—	—	—	—	—	—	—
RA4	6	21	23	23	ANA4	—	—	—	—	T0CKI ⁽¹⁾	—	—	—	—	—	—	—
RA5	7	22	24	24	—	—	—	—	—	—	—	—	—	SS ⁽¹⁾	—	—	—
RA6	14	29	31	33	ANA6	—	—	—	—	—	—	—	—	—	—	—	—
RA7	13	28	30	32	ANA7	—	—	—	—	—	—	—	—	—	—	—	—
RB0	33	8	8	9	ANB0	—	C2IN1+	ZCD	—	—	—	—	CWG1IN ⁽¹⁾	—	—	—	—
RB1	34	9	9	10	ANB1	—	C1IN3- C2IN3-	—	—	—	—	—	—	SCL, SDA ^(1, 3, 4, 5, 6)	—	—	—
RB2	35	10	10	11	ANB2	—	—	—	—	—	—	—	—	SCL, SDA ^(1, 3, 4, 5, 6)	—	—	—
RB3	36	11	11	12	ANB3	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	—	—	—
RB4	37	12	14	14	ANB4 ADCACT ⁽¹⁾	—	—	—	—	—	—	—	—	—	—	—	—
RB5	38	13	15	15	ANB5	—	—	—	—	T1G ⁽¹⁾	—	—	—	—	—	—	—
RB6	39	14	16	16	ANB6	—	—	—	—	—	—	—	—	—	TX2 ⁽¹⁾ CK2 ⁽¹⁾	CLCIN2 ⁽¹⁾	—
RB7	40	15	17	17	ANB7	—	—	—	DAC1OUT2	—	—	—	—	—	RX2 ⁽¹⁾ DT2 ⁽¹⁾	CLCIN3 ⁽¹⁾	—

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVLSMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 4: 40/44-PIN ALLOCATION TABLE (PIC16(L)F19175/76) (CONTINUED)

I/O ⁽²⁾	40-Pin PDIP	40-Pin UQFN	44-Pin TQFP	44-Pin QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC
RC0	15	30	32	34	—	—	—	—	—	T1CKI ⁽¹⁾ SMTWIN1 ⁽¹⁾	—	—	—	—	—	—	—
RC1	16	31	35	35	—	—	—	—	—	SMTSIG1 ⁽¹⁾ T4IN ⁽¹⁾	CCP2 ⁽¹⁾	—	—	—	—	—	—
RC2	17	32	36	36	ANC2	—	—	—	—	—	CCP1 ⁽¹⁾	—	—	—	—	—	—
RC3	18	33	37	37	ANC3	—	—	—	—	T2IN ⁽¹⁾	—	—	—	SCK ⁽¹⁾ SCL ^(1,3,4)	—	—	—
RC4	23	38	42	42	ANC4	—	—	—	—	—	—	—	—	SDI ⁽¹⁾ SDA ^(1,3,4)	—	—	—
RC6	25	40	44	44	ANC6	—	—	—	—	—	—	—	—	—	TX1 ⁽¹⁾ CK1 ⁽¹⁾	—	—
RC7	26	1	1	1	ANC7	—	—	—	—	—	—	—	—	—	RX1 ⁽¹⁾ DT1 ⁽¹⁾	—	—
RD0	19	34	38	38	AND0	—	—	—	—	—	—	—	—	—	—	—	—
RD1	20	35	39	39	AND1	—	—	—	—	—	—	—	—	—	—	—	—
RD2	21	36	40	40	AND2	—	—	—	—	—	—	—	—	—	—	—	—
RD3	22	37	41	41	AND3	—	—	—	—	—	—	—	—	—	—	—	—
RD4	27	2	2	2	AND4	—	—	—	—	—	—	—	—	—	—	—	—
RD5	28	3	3	3	AND5	—	—	—	—	—	—	—	—	—	—	—	—
RD6	29	4	4	4	AND6	—	—	—	—	—	—	—	—	—	—	—	—
RD7	30	5	5	5	AND7	—	—	—	—	—	—	—	—	—	—	—	—
RE0	8	23	25	25	ANE0	—	—	—	—	—	—	—	—	—	—	—	—
RE1	9	24	26	26	ANE1	—	—	—	—	—	—	—	—	—	—	—	—
RE2	10	25	27	27	ANE2	—	—	—	—	—	—	—	—	—	—	—	—
RE3	1	16	18	18	—	—	—	—	—	—	—	—	—	—	—	—	—

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVLSMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 4: 40/44-PIN ALLOCATION TABLE (PIC16(L)F19175/76) (CONTINUED)

I/O ⁽²⁾	40-Pin PDIP	40-Pin UQFN	44-Pin TQFP	44-Pin QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC
VLCD3	24	39	43	43	—	—	—	—	—	—	—	—	—	—	—	—	—
V _{DD}	11 32	7 26	7 28	7 28	—	—	—	—	—	—	—	—	—	—	—	—	—
V _{SS}	12 31	6 27	6 29	6 30	—	—	—	—	—	—	—	—	—	—	—	—	—
OUT ⁽²⁾	—	—	—	—	ADGRDA ADGRDB	—	C1OUT C2OUT	—	—	TMR0	CCP1 CCP2	PWM3 PWM4	CWG1A CWG1B CWG1C CWG1D	SDO SCK SCL SDA	TX1 DT1 CK1 TX2 DT2 CK2	CLC1OUT	RTCC

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVLS.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 5: 48-PIN ALLOCATION TABLE (PIC16(L)F19185/86)

I/O ⁽²⁾	48-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD
RA0	21	ANA0	—	C1IN0- C2IN0-	—	—	—	—	—	—	—	—	CLCIN0 ⁽¹⁾	—	SEG1
RA1	22	ANA1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	CLCIN1 ⁽¹⁾	—	SEG1
RA2	23	ANA2	—	C1IN0+ C2IN0+	—	DAC1OUT1	—	—	—	—	—	—	—	—	SEG2
RA3	24	ANA3	VREF+	C1IN1+	—	DAC1REF+	—	—	—	—	—	—	—	—	SEG3
RA4	25	ANA4	—	—	—	—	TOCKI ⁽¹⁾	—	—	—	—	—	—	—	SEG4 COM1
RA5	26	—	—	—	—	—	—	—	—	—	SS ⁽¹⁾	—	—	—	—
RA6	33	ANA6	—	—	—	—	—	—	—	—	—	—	—	—	SEG5
RA7	32	ANA7	—	—	—	—	—	—	—	—	—	—	—	—	SEG6
RB0	8	ANB0	—	C2IN1+	ZCD	—	—	—	—	CWG1IN ⁽¹⁾	—	—	—	—	SEG7
RB1	9	ANB1	—	C1IN3- C2IN3-	—	—	—	—	—	—	SCL ₁ SDA ^(1, 3, 4, 5, 6)	—	—	—	SEG8
RB2	10	ANB2	—	—	—	—	—	—	—	—	SCL ₂ SDA ^(1, 3, 4, 5, 6)	—	—	—	SEG9 VLCAP
RB3	11	ANB3	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	—	—	—	SEG10 VLCAP
RB4	16	ANB4 ADCACT ⁽¹⁾	—	—	—	—	—	—	—	—	—	—	—	—	COM2
RB5	17	ANB5	—	—	—	—	T1G ⁽¹⁾	—	—	—	—	—	—	—	SEG11 COM3
RB6	18	ANB6	—	—	—	—	—	—	—	—	—	TX2 ⁽¹⁾ CK2 ⁽¹⁾	CLCIN2 ⁽¹⁾	—	SEG12
RB7	19	ANB7	—	—	—	DAC1OUT2	—	—	—	—	—	RX2 ⁽¹⁾ DT2 ⁽¹⁾	CLCIN3 ⁽¹⁾	—	SEG13

Note

- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
- 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
- 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
- 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCV1 or SMBUS input buffer thresholds.
- 5: These are alternative I²C logic levels pins.
- 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 5: 48-PIN ALLOCATION TABLE (PIC16(L)F19185/86) (CONTINUED)

I/O ⁽²⁾	48-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD
RC0	34	—	—	—	—	—	T1CKI ⁽¹⁾ SMTWIN1 ⁽¹⁾	—	—	—	—	—	—	—	—
RC1	35	—	—	—	—	—	SMTSIG1 ⁽¹⁾ T4IN ⁽¹⁾	CCP2 ⁽¹⁾	—	—	—	—	—	—	—
RC2	40	ANC2	—	—	—	—	—	CCP1 ⁽¹⁾	—	—	—	—	—	—	COM SEG1
RC3	41	ANC3	—	—	—	—	T2IN ⁽¹⁾	—	—	—	SCK ⁽¹⁾ SCL ^(1,3,4)	—	—	—	SEG1
RC4	46	ANC4	—	—	—	—	—	—	—	—	SDI ⁽¹⁾ SDA ^(1,3,4)	—	—	—	SEG2
RC6	48	ANC6	—	—	—	—	—	—	—	—	—	TX1 ⁽¹⁾ CK1 ⁽¹⁾	—	—	SEG2 VLCD
RC7	1	ANC7	—	—	—	—	—	—	—	—	—	RX1 ⁽¹⁾ DT1 ⁽¹⁾	—	—	SEG2 VLCD
RD0	42	AND0	—	—	—	—	—	—	—	—	—	—	—	—	SEG2
RD1	43	AND1	—	—	—	—	—	—	—	—	—	—	—	—	SEG2
RD2	44	AND2	—	—	—	—	—	—	—	—	—	—	—	—	COM SEG2
RD3	45	AND3	—	—	—	—	—	—	—	—	—	—	—	—	COM SEG2
RD4	2	AND4	—	—	—	—	—	—	—	—	—	—	—	—	SEG2
RD5	3	AND5	—	—	—	—	—	—	—	—	—	—	—	—	SEG2
RD6	4	AND6	—	—	—	—	—	—	—	—	—	—	—	—	SEG3
RD7	5	AND7	—	—	—	—	—	—	—	—	—	—	—	—	SEG3
RE0	27	ANE0	—	—	—	—	—	—	—	—	—	—	—	—	SEG3
RE1	28	ANE1	—	—	—	—	—	—	—	—	—	—	—	—	COM SEG3
RE2	29	ANE2	—	—	—	—	—	—	—	—	—	—	—	—	COM SEG3
RE3	20	—	—	—	—	—	—	—	—	—	—	—	—	—	—

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCVL or SMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 5: 48-PIN ALLOCATION TABLE (PIC16(L)F19185/86) (CONTINUED)

I/O ⁽²⁾	48-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD
RF0	36	ANF0	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
RF1	37	ANF1	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
RF2	38	ANF2	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
RF3	39	ANF3	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
RF4	12	ANF4	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
RF5	13	ANF5	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
RF6	14	ANF6	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
RF7	15	ANF7	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
VLCD3	47	—	—	—	—	—	—	—	—	—	—	—	—	—	VLCD
V _{DD}	7 30	—	—	—	—	—	—	—	—	—	—	—	—	—	—
V _{SS}	6 31	—	—	—	—	—	—	—	—	—	—	—	—	—	—
OUT ⁽²⁾	—	ADGRDA ADGRDB	—	C1OUT C2OUT	—	—	TMR0	CCP1 CCP2	PWM3 PWM4	CWG1A CWG1B CWG1C CWG1D	SDO SCK SCL SDA	TX1 DT1 CK1 TX2 DT2 CK2	CLC1OUT	RTCC	—

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by INLCV1 or SMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 6: 64-PIN ALLOCATION TABLE (PIC16(L)F19195/96/97)

I/O ⁽²⁾	64-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD
RA0	24	ANA0	—	C1IN4- C2IN4-	—	—	—	—	—	—	—	—	CLCIN0 ⁽¹⁾	—	SEG3
RA1	23	ANA1	—	—	—	—	T2IN ⁽¹⁾	—	—	—	—	—	CLCIN1 ⁽¹⁾	—	SEG1
RA2	22	ANA2	—	C1IN1+ C2IN1+	—	—	—	—	—	—	—	—	—	—	SEG3
RA3	21	ANA3	V _{REF+}	—	—	DA1 _{REF+}	—	—	—	—	—	—	—	—	SEG3
RA4	28	ANA4	—	—	—	—	T0CKI ⁽¹⁾	—	—	—	—	—	—	—	SEG1
RA5	27	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RA6	40	ANA6	—	—	—	—	—	—	—	—	—	—	—	—	SEG3
RA7	39	ANA7	—	—	—	—	—	—	—	—	—	—	—	—	SEG3
RB0	48	ANB0	—	—	ZCD	—	—	—	—	—	—	—	—	—	SEG3
RB1	47	ANB1	—	—	—	—	—	—	—	—	SCL, SDA ^(1, 3, 4, 5, 6)	—	—	—	SEG8
RB2	46	ANB2	—	—	—	—	—	—	—	—	SCL, SDA ^(1, 3, 4, 5, 6)	—	—	—	SEG9
RB3	45	ANB3	—	—	—	—	—	—	—	—	—	—	—	—	SEG10
RB4	44	ANB4	—	—	—	—	—	—	—	—	—	—	—	—	SEG11
RB5	43	ANB5	—	—	—	—	T1G ⁽¹⁾	—	—	—	—	—	—	—	SEG2
RB6	42	ANB6	—	—	—	—	—	—	—	—	—	—	CLCIN2 ⁽¹⁾	—	SEG3
RB7	37	ANB7	—	—	—	DAC1OUT2	—	—	—	—	—	—	CLCIN3 ⁽¹⁾	—	SEG3
RC0	30	—	—	—	—	—	T1CKI ⁽¹⁾	—	—	—	—	—	—	—	—
RC1	29	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RC2	33	—	—	—	—	—	—	—	—	CWG1IN ⁽¹⁾	—	—	—	—	SEG1

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLV or SMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 6: 64-PIN ALLOCATION TABLE (PIC16(L)F19195/96/97) (CONTINUED)

I/O ⁽²⁾	64-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD
RC3	34	—	—	—	—	—	—	—	—	—	SCK ⁽¹⁾ SCL ^(1,3,4)	—	—	—	SEG1
RC4	35	—	—	—	—	—	—	—	—	—	SDI ⁽¹⁾ SDA ^(1,3,4)	—	—	—	SEG1
RC5	36	—	—	—	—	—	—	—	—	—	—	—	—	—	SEG1
RC6	31	—	—	—	—	—	—	—	—	—	—	TX1 ⁽¹⁾ CK1 ⁽¹⁾	—	—	SEG2
RC7	32	—	—	—	—	—	—	—	—	—	—	RX1 ⁽¹⁾ DT1 ⁽¹⁾	—	—	SEG2
RD0	58	AND0	—	—	—	—	—	—	—	—	—	—	—	—	SEG0
RD1	55	AND1	—	—	—	—	—	—	—	—	—	—	—	—	SEG1
RD2	54	AND2	—	—	—	—	—	—	—	—	—	—	—	—	SEG2
RD3	53	AND3	—	—	—	—	—	—	—	—	—	—	—	—	SEG3
RD4	52	AND4	—	—	—	—	—	—	—	—	—	—	—	—	SEG4
RD5	51	AND5	—	—	—	—	—	—	—	—	—	—	—	—	SEG5
RD6	50	AND6	—	—	—	—	—	—	—	—	—	—	—	—	SEG6
RD7	49	AND7	—	—	—	—	—	—	—	—	—	—	—	—	SEG7
RE0	2	ANE0	—	—	—	—	—	—	—	—	—	—	—	—	VLCD
RE1	1	ANE1	—	—	—	—	—	—	—	—	—	—	—	—	VLCD
RE3	63	ANE3	—	—	—	—	—	—	—	—	—	—	—	—	COM0
RE4	62	ANE4	—	—	—	—	T4IN ⁽¹⁾	CCP2 ⁽¹⁾	—	—	—	—	—	—	COM1
RE5	61	ANE5	—	—	—	—	—	CCP1 ⁽¹⁾	—	—	—	—	—	—	COM2
RE6	60	ANE6	—	—	—	—	SMTWIN1 ⁽¹⁾	—	—	—	—	—	—	—	COM3
RE7	59	ANE7	—	—	—	—	SMTSIG1 ⁽¹⁾	—	—	—	—	—	—	—	SEG3
RF0	18	ANF0	—	C1IN0- C2IN0-	—	—	—	—	—	—	—	—	—	—	SEG4

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLV or SMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 6: 64-PIN ALLOCATION TABLE (PIC16(L)F19195/96/97) (CONTINUED)

I/O ⁽²⁾	64-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD
RF1	17	ANF1	—	—	—	—	—	—	—	—	—	—	—	—	SEG19
RF2	16	ANF2	—	—	—	—	—	—	—	—	—	—	—	—	SEG20
RF3	15	ANF3	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	—	—	—	SEG21
RF4	14	ANF4	—	C2IN0+	—	—	—	—	—	—	—	—	—	—	SEG22
RF5	13	ANF5	—	C1IN1- C2IN1-	—	DAC1OUT1	—	—	—	—	—	—	—	—	SEG23
RF6	12	ANF6	—	C1IN0+	—	—	—	—	—	—	—	—	—	—	SEG24
RF7	11	ANF7	—	C1IN3- C2IN3-	—	—	—	—	—	—	SS ⁽¹⁾	—	—	—	SEG25
RG0	3	ANG0	—	—	—	—	—	—	—	—	—	—	—	—	SEG42
RG1	4	ANG1	—	—	—	—	—	—	—	—	—	TX2 ⁽¹⁾ CK2 ⁽¹⁾	—	—	SEG43
RG2	5	ANG2	—	—	—	—	—	—	—	—	—	RX2 ⁽¹⁾ DT2 ⁽¹⁾	—	—	SEG44
RG3	6	ANG3	—	—	—	—	—	—	—	—	—	—	—	—	SEG45
RG4	8	ANG4	—	—	—	—	—	—	—	—	—	—	—	—	SEG26
RG5	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—
RG6	20	ANG6	—	—	—	—	—	—	—	—	—	—	—	—	COM6
RG7	19	ANG7	—	—	—	—	—	—	—	—	—	—	—	—	SEG14 COM7
RH0	26	—	—	—	—	—	—	—	—	—	—	—	—	—	COM4
RH1	25	ADCACT ⁽¹⁾	—	—	—	—	—	—	—	—	—	—	—	—	COM5
RH2	57	—	—	—	—	—	—	—	—	—	—	—	—	—	SEG32 VLCAP

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLV or SMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

TABLE 6: 64-PIN ALLOCATION TABLE (PIC16(L)F19195/96/97) (CONTINUED)

I/O ⁽²⁾	64-Pin TQFP/QFN	ADC	Reference	Comparator	Zero-Cross Detect	DAC	Timers/SMT	CCP	PWM	CWG	MSSP	EUSART	CLC	RTCC	LCD	
RH3	56	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SEG4 VLCAP
VLCD3	64	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VLCD3
VDD	10	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
VDD	38	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
VSS	9	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
VSS	41	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
OUT ⁽²⁾	—	ADGRDA ADGRDB	—	C1OUT C2OUT	—	—	TMR0	CCP1 CCP2	PWM3 PWM4	CWG1A CWG1B CWG1C CWG1D	SDO SCK SCL SDA	TX1 DT1 CK1 TX2 DT2 CK2	CLC1OUT	RTCC	—	

- Note**
- 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
 - 2: All digital output signals shown in this row are PPS remappable. These signals may be mapped to output onto one or more PORTx pin options.
 - 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
 - 4: These pins are configured for I²C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLV or SMBUS input buffer thresholds.
 - 5: These are alternative I²C logic levels pins.
 - 6: In I²C logic levels configuration, these pins can operate as either SCL and SDA pins.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntellIMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-1005-8



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199

Tel: 480-792-7200

Fax: 480-792-7277

Technical Support:

[http://www.microchip.com/
support](http://www.microchip.com/support)

Web Address:

www.microchip.com

Atlanta

Duluth, GA

Tel: 678-957-9614

Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA

Tel: 774-760-0087

Fax: 774-760-0088

Chicago

Itasca, IL

Tel: 630-285-0071

Fax: 630-285-0075

Cleveland

Independence, OH

Tel: 216-447-0464

Fax: 216-447-0643

Dallas

Addison, TX

Tel: 972-818-7423

Fax: 972-818-2924

Detroit

Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN

Tel: 317-773-8323

Fax: 317-773-5453

Los Angeles

Mission Viejo, CA

Tel: 949-462-9523

Fax: 949-462-9608

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110

Canada - Toronto

Tel: 905-695-1980

Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100

Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000

Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511

Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588

Fax: 86-23-8980-9500

China - Dongguan

Tel: 86-769-8702-9880

China - Guangzhou

Tel: 86-20-8755-8029

China - Hangzhou

Tel: 86-571-8792-8115

Fax: 86-571-8792-8116

China - Hong Kong SAR

Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460

Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355

Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533

Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829

Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200

Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300

Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252

Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138

Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040

Fax: 86-756-3210049

India - Bangalore

Tel: 91-80-3090-4444

Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631

Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka

Tel: 81-6-6152-7160

Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880-3770

Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301

Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200

Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870

Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870

Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366

Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828

Taiwan - Taipei

Tel: 886-2-2508-8600

Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351

Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Dusseldorf

Tel: 49-2129-3766400

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Venice

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399

Fax: 31-416-690340

Poland - Warsaw

Tel: 48-22-3325737

Spain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham

Tel: 44-118-921-5800

Fax: 44-118-921-5820

06/23/16

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [8-bit Microcontrollers - MCU category](#):

Click to view products by [Microchip manufacturer](#):

Other Similar products are found below :

[009936B](#) [CY8C20524-12PVXIT](#) [CY8C28433-24PVXIT](#) [MB95F012KPFT-G-SNE2](#) [MB95F013KPMC-G-SNE2](#) [MB95F263KPF-G-SNE2](#)
[MB95F264KPFT-G-SNE2](#) [MB95F398KPMC-G-SNE2](#) [MB95F478KPMC2-G-SNE2](#) [MB95F562KPF-G-SNE2](#) [MB95F564KPF-G-SNE2](#)
[MB95F634KPMC-G-SNE2](#) [MB95F636KWQN-G-SNE1](#) [MB95F696KPMC-G-SNE2](#) [MB95F698KPMC1-G-SNE2](#) [MB95F698KPMC2-G-](#)
[SNE2](#) [MB95F698KPMC-G-SNE2](#) [MB95F818KPMC1-G-SNE2](#) [MC908JK1ECDWER](#) [MC9S08PA32AVLD](#) [MC9S08PT60AVLD](#)
[R5F1076CMSPV0](#) [R5F5631ECDFBV0](#) [C8051F389-B-GQ](#) [C8051F392-A-GMR](#) [ISD-ES1600_USB_PROG](#) [901015X](#) [S9S08SL8F1CTJR](#)
[STM8TL53G4U6](#) [PIC16F877-04/P-B](#) [R5F10Y17ASP#30](#) [CY8C3MFIDOCK-125](#) [403708R](#) [MB95F354EPF-G-SNE2](#) [MB95F564KPFT-G-](#)
[SNE2](#) [MB95F564KWQN-G-SNE1](#) [MB95F636KP-G-SH-SNE2](#) [MB95F636KPMC-G-SNE2](#) [MB95F694KPMC-G-SNE2](#) [MB95F778JPMC1-](#)
[G-SNE2](#) [MB95F818KPMC-G-SNE2](#) [MC908QY8CDWER](#) [MC9S08PT16AVLD](#) [MC9S08PT32AVLH](#) [MC9S08PT60AVLC](#)
[MC9S08PT60AVLH](#) [C8051F500-IQR](#) [400801H](#) [LC87F0G08AUJA-AH](#) [026923G](#)