

4-Mbit (256K words × 16-bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - $t_{AA} = 10 ns/15 ns$
- Embedded ECC for single-bit error correction^[1, 2]
- Low active and standby currents
 - □ Active current: I_{CC} = 38 mA typical
 - ☐ Standby current: I_{SB2} = 6 mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Pb-free 44-pin SOJ, 44-pin TSOP II, and 48-ball VFBGA packages

Functional Description

CY7C1041G and CY7C1041GE are high-performance CMOS fast static RAM devices with embedded ECC. Both devices are offered in single chip-enable option and in multiple pin configurations. The CY7C1041GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

Data writes are performed by asserting the Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW, while providing the data on I/O $_0$ through I/O $_{15}$ and address on A $_0$ through A $_{17}$ pins. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O $_8$ through I/O $_{15}$ and BLE controls I/O $_0$ through I/O $_7$.

Data reads are performed by asserting the Chip Enable (CE) and Output Enable (\overline{OE}) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₁₅). Byte accesses can be performed by asserting the required byte enable signal (\overline{BHE} or \overline{BLE}) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state during the following events:

- The device is deselected (CE HIGH)
- The control signals (OE, BLE, BHE) are de-asserted

On the CY7C1041GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)^[1]. See the Truth Table on page 14 for a complete description of read and write modes.

The logic block diagram is on page 2.


Product Portfolio

| | Features and Options (see Pin Configurations on page 4) | | | Speed | Power Dissipation | | | | |
|----------------|--|------------|-----------------------|-------|----------------------------------|-----|--------------------|-----|--|
| Product [3] | | Range | V _{CC} Range | (ns) | Operating I _{CC} , (mA) | | Julian, 1982 | | |
| Floudet | | | (V) | 10/15 | f = f _{max} | | (m Å) | | |
| | | | | 10/13 | Typ ^[4] | Max | Typ ^[4] | Max | |
| CY7C1041G(E)18 | Single Chip Enable | Industrial | 1.65 V-2.2 V | 15 | _ | 40 | 6 | 8 | |
| CY7C1041G(E)30 | Optional ERR pins | | 2.2 V-3.6 V | 10 | 38 | 45 | | | |
| CY7C1041G(E) | - Optional Errit pins | | 4.5 V–5.5 V | 10 | 38 | 45 | | | |


- 1. This device does not support automatic write-back on error detection.
- 2. SER FIT Rate <0.1 FIT/Mb. Refer AN88889 for details.
- 3. The ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information on page 15 for details.
- Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V-2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V-3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V-5.5 V), T_A = 25 °C.



Logic Block Diagram - CY7C1041G



Logic Block Diagram - CY7C1041GE





Contents


| Pin Configurations | 4 |
|--------------------------------|---|
| Maximum Ratings | |
| Operating Range | |
| DC Electrical Characteristics | |
| Capacitance | |
| Thermal Resistance | |
| AC Test Loads and Waveforms | |
| Data Retention Characteristics | |
| Data Retention Waveform | |
| AC Switching Characteristics | |
| Switching Waveforms | |
| Truth Table | |
| FRR Output – CY7C1041GF | |

| Ordering Information | 15 |
|---|----|
| Ordering Code Definitions | |
| Package Diagrams | |
| Acronyms | 19 |
| Document Conventions | 19 |
| Units of Measure | 19 |
| Document History Page | 20 |
| Sales, Solutions, and Legal Information | 21 |
| Worldwide Sales and Design Support | 21 |
| Products | 21 |
| PSoC® Solutions | 21 |
| Cypress Developer Community | |
| Technical Support | |



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1.0 mm) Single Chip Enable Figure 2. 48-ball VFBGA (6 × 8 × 1.0 mm) Single Chip Enable without ERR, CY7C1041G $^{[5]}$, Package/Grade ID: BVXI $^{[7]}$ with ERR, CY7C1041GE $^{[5,6]}$, Package/Grade ID: BVXI $^{[7]}$



1 2 3 4 5 BLE ŌE (NC A₀ A_1 A_2 Α (I/O₀) (BHE) (A₃) A_4 (CE) (I/O₈) В C (I/O₁) (I/O₂) (I/O₁₀) (I/O₉) A₅ A_6 (vss) (I/O₃) (I/O₁₁ (vcc) D (A₁₇) A_7 (vcc) (I/O₄) (ERR) $\left(A_{16}\right)$ (I/O₁₂) (vss) Ε (I/O₆) (I/O₅) $\left(A_{14}\right)$ (A₁₅) (I/O₁₃) F (NC (WE) (I/O₇ (I/O₁₅ (A₁₂) (A₁₃) G (NC) (NC) A₈ A_9 (A₁₀ (A_{11}) Н

Figure 3. 48-ball VFBGA (6 × 8 × 1.0 mm) Single Chip Enable without ERR, CY7C1041G $^{[5]}$, Package/Grade ID: BVJXI $^{[7]}$




Figure 4. 48-ball VFBGA (6 × 8 × 1.0 mm) Single Chip Enable with ERR, CY7C1041GE $^{[5, 6]}$, Package/Grade ID: BVJXI $^{[7]}$

| 1 | 2 | 3 | 4 | 5 | 6 | _ |
|----------------------|----------------------|---------------------------------|-------------------------------|---------------------------|---------------------|---|
| BLE | (OE) | \bigcirc A ₀ | \bigcirc A ₁ | \bigcirc A ₂ | NC | Α |
| (I/O ₈) | BHE | $\bigcirc \hspace{-0.2cm} A_3)$ | $\overbrace{A_4}$ | $\overline{\widehat{CE}}$ | (I/O ₀) | В |
| (I/O ₉) | (I/O ₁₀) | \bigcirc A ₅ | $\overbrace{A_6}$ | (I/O ₁) | (I/O ₂) | С |
| VSS | (I/O ₁₁) | $\left(A_{17}\right)$ | \bigcirc A ₇ $)$ | (I/O ₃) | (vcc) | D |
| VCC | (I/O ₁₂) | ERR | (A ₁₆) | (I/O ₄) | vss | E |
| (I/O ₁₄) | (I/O ₁₃) | $\left(A_{14} \right)$ | (A ₁₅) | (I/O ₅) | (I/O ₆) | F |
| (I/O ₁₅) | $\widehat{\rm NC}$ | $\left(A_{12}\right)$ | $\left(A_{13}\right)$ | WE | (I/O ₇) | G |
| NC | $\overbrace{A_8}$ | $\overbrace{A_9}$ | $\left(A_{10} \right)$ | $\left(A_{11} \right)$ | NC | Н |
| | | | | | | _ |

- 5. NC pins are not connected internally to the die.
- 6. ERR is an output pin.
- Package type BVJXI is JEDEC compliant compared to package type BVXI. The difference between the two is that the higher and lower byte I/Os (I/O_[7:0] and I/O_[15:8] balls are swapped.



Pin Configurations (continued)

Figure 5. 44-pin TSOP II/44-pin SOJ Single Chip Enable with ERR, CY7C1041GE [8, 9]





Figure 6. 44-pin TSOP II/44-pin SOJ Single Chip Enable without ERR, CY7C1041G [8]



- 8. NC pins are not connected internally to the die.
- 9. ERR is an output pin.



Maximum Ratings

| DC input voltage [10] | –0.5 V to V _{CC} + 0.5 V |
|-------------------------------------|-----------------------------------|
| Current into outputs (in LOW state) | 20 mA |
| Static discharge voltage | |
| (MIL-STD-883, Method 3015) | >2001 V |
| Latch-up current | > 140 mA |

Operating Range

| Grade | Ambient Temperature | V _{CC} |
|------------|---------------------|---|
| Industrial | –40 °C to +85 °C | 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V |

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

| Davamatav | Description | | Test Conditions | | 1 | I I mit | | |
|------------------|--|-----------------------|--|--------------------|-----------------------|---------------------|----------------------------|------|
| Parameter | Desc | ription | rest Conditions | | Min | Typ ^[11] | Max | Unit |
| V _{OH} | Output HIGH | 1.65 V to 2.2 V | $V_{\rm CC}$ = Min, $I_{\rm OH}$ = -0.1 m | A | 1.4 | _ | _ | V |
| | voltage | 2.2 V to 2.7 V | $V_{\rm CC}$ = Min, $I_{\rm OH}$ = -1.0 m | A | 2 | - | _ | • |
| | | 2.7 V to 3.0 V | $V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m | A | 2.2 | - | _ | • |
| | | 3.0 V to 3.6 V | $V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m | A | 2.4 | - | _ | • |
| | | 4.5 V to 5.5 V | $V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m | A | 2.4 | _ | _ | • |
| | | 4.5 V to 5.5 V | V_{CC} = Min, I_{OH} = -0.1 m | A | $V_{CC} - 0.5^{[12]}$ | - | - | • |
| V_{OL} | Output LOW | 1.65 V to 2.2 V | V _{CC} = Min, I _{OL} = 0.1 mA | | _ | - | 0.2 | V |
| | voltage | 2.2 V to 2.7 V | V _{CC} = Min, I _{OL} = 2 mA | | _ | - | 0.4 | |
| | | 2.7 V to 3.6 V | V _{CC} = Min, I _{OL} = 8 mA | | _ | - | 0.4 | |
| | | 4.5 V to 5.5 V | V _{CC} = Min, I _{OL} = 8 mA | | _ | - | 0.4 | |
| V _{IH} | Input HIGH 1.65 V to 2.2 V | | _ | | 1.4 | _ | V _{CC} + 0.2 [10] | V |
| | voltage | 2.2 V to 2.7 V | _ | | 2 | - | $V_{CC} + 0.3^{[10]}$ | |
| | | 2.7 V to 3.6 V | _ | | 2 | - | $V_{CC} + 0.3^{[10]}$ | |
| | | 4.5 V to 5.5 V | _ | | 2 | - | V _{CC} + 0.5 [10] | |
| V_{IL} | Input LOW | 1.65 V to 2.2 V | _ | | -0.2 ^[10] | - | 0.4 | V |
| | voltage | 2.2 V to 2.7 V | _ | | -0.3 ^[10] | - | 0.6 | |
| | | 2.7 V to 3.6 V | _ | | -0.3 ^[10] | _ | 0.8 | |
| | | 4.5 V to 5.5 V | _ | | -0.5 ^[10] | - | 0.8 | |
| I _{IX} | Input leakage c | urrent | GND ≤ V _{IN} ≤ V _{CC} | | -1 | - | +1 | μА |
| I _{OZ} | Output leakage | current | GND ≤ V _{OUT} ≤ V _{CC} , Out | put disabled | -1 | - | +1 | μА |
| I _{CC} | Operating supp | ly current | Max V _{CC} , I _{OUT} = 0 mA, CMOS levels | f = 100 MHz | _ | 38 | 45 | mA |
| | | | CMOS levels | f = 66.7 MHz | _ | - | 40 | |
| I _{SB1} | Automatic CE power-down current – TTL inputs | | $\begin{array}{l} \text{Max V}_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, f : \end{array}$ | = f _{MAX} | - | _ | 15 | mA |
| I _{SB2} | Automatic CE p | ower-down S inputs | $\begin{array}{l} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.\\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \end{array}$ | | _ | 6 | 8 | mA |

^{10.} $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 20 ns.

^{11.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V – 2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2V – 3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V – 5.5 V), V_{CC} = 3 V (for V_{CC} range of 2.2V – 3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V – 5.5 V), V_{CC} = 25 °C.

^{12.} This parameter is guaranteed by design and not tested.



Capacitance


| Parameter [13] | Description | Test Conditions | 48-ball VFBGA | 44-pin SOJ | 44-pin TSOP II | Unit |
|------------------|-----------------|------------------------------------|---------------|------------|----------------|------|
| C _{IN} | ' ' | T _A = 25 °C, f = 1 MHz, | 10 | 10 | 10 | pF |
| C _{OUT} | I/O capacitance | $V_{CC} = V_{CC(typ)}$ | 10 | 10 | 10 | pF |

Thermal Resistance

| Parameter [13] | Description | Test Conditions | 48-ball VFBGA | 44-pin SOJ | 44-pin TSOP II | Unit |
|-------------------|--|---|---------------|------------|----------------|------|
| Θ_{JA} | (junction to ambient) | Still air, soldered on a 3 × 4.5 inch, four-layer | 31.35 | 55.37 | 68.85 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (junction to case) | printed circuit board | 14.74 | 30.41 | 15.97 | °C/W |

AC Test Loads and Waveforms

Figure 7. AC Test Loads and Waveforms [14]



| Parameters | 1.8 V | 3.0 V | 5.0 V | Unit |
|------------|-------|-------|-------|------|
| R1 | 1667 | 317 | 317 | Ω |
| R2 | 1538 | 351 | 351 | Ω |
| V_{TH} | 0.9 | 1.5 | 1.5 | V |
| V_{HIGH} | 1.8 | 3 | 3 | V |

^{13.} Tested initially and after any design or process changes that may affect these parameters.

^{14.} Full-device AC operation assumes a 100- μ s ramp time from 0 to $V_{CC(min)}$ and a 100- μ s wait time after V_{CC} stabilization.




Data Retention Characteristics

Over the operating range of -40 °C to 85 °C

| Parameter | Description | Conditions | Min | Max | Unit |
|------------------------------------|--------------------------------------|---|-----|-----|------|
| V_{DR} | V _{CC} for data retention | | 1 | - | V |
| I _{CCDR} | Data retention current | $V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[15]},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$ | - | 8 | mA |
| t _{CDR} ^[16] | Chip deselect to data retention time | | 0 | _ | ns |
| t _R ^[15, 16] | Operation recovery time | V _{CC} ≥ 2.2 V | 10 | - | ns |
| | | V _{CC} < 2.2 V | 15 | _ | ns |

Data Retention Waveform

Figure 8. Data Retention Waveform [15]



^{15.} Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \, \mu s$ or stable at $V_{CC \, (min)} \ge 100 \, \mu s$.

^{16.} These parameters are guaranteed by design.



AC Switching Characteristics

Over the operating range of -40 °C to 85 °C

| Parameter [17] | December 1 | 10 | ns | 15 | | |
|-------------------|--|----------|-----|-----|-----|------|
| Parameter | Description | Min | Max | Min | Max | Unit |
| Read Cycle | | <u>.</u> | | | | • |
| t _{RC} | Read cycle time | 10 | _ | 15 | _ | ns |
| t _{AA} | Address to data / ERR valid | _ | 10 | _ | 15 | ns |
| t _{OHA} | Data / ERR hold from address change | 3 | _ | 3 | _ | ns |
| t _{ACE} | CE LOW to data / ERR valid | _ | 10 | _ | 15 | ns |
| t _{DOE} | OE LOW to data / ERR valid | _ | 4.5 | _ | 8 | ns |
| t _{LZOE} | OE LOW to low impedance [18] | 0 | _ | 0 | _ | ns |
| t _{HZOE} | OE HIGH to HI-Z [18, 19] | _ | 5 | _ | 8 | ns |
| t _{LZCE} | CE LOW to low impedance ^[18] | 3 | _ | 3 | _ | ns |
| t _{HZCE} | CE HIGH to HI-Z [18, 19] | _ | 5 | _ | 8 | ns |
| t _{PU} | CE LOW to power-up [19, 18] | 0 | _ | 0 | _ | ns |
| t _{PD} | CE HIGH to power-down [19, 18] | _ | 10 | _ | 15 | ns |
| t _{DBE} | Byte enable to data valid | _ | 4.5 | _ | 8 | ns |
| t _{LZBE} | Byte enable to low impedance [18] | 0 | _ | 0 | _ | ns |
| t _{HZBE} | Byte disable to HI-Z ^[19] | _ | 6 | _ | 8 | ns |
| Write Cycle [2 | 0, 21] | • | • | • | • | |
| t _{WC} | Write cycle time | 10 | _ | 15 | _ | ns |
| t _{SCE} | CE LOW to write end | 7 | _ | 12 | _ | ns |
| t _{AW} | Address setup to write end | 7 | _ | 12 | _ | ns |
| t _{HA} | Address hold from write end | 0 | _ | 0 | _ | ns |
| t _{SA} | Address setup to write start | 0 | _ | 0 | _ | ns |
| t _{PWE} | WE pulse width | 7 | _ | 12 | _ | ns |
| t _{SD} | Data setup to write end | 5 | _ | 8 | _ | ns |
| t _{HD} | Data hold from write end | 0 | _ | 0 | _ | ns |
| t _{LZWE} | WE HIGH to low impedance ^[18] | 3 | _ | 3 | _ | ns |
| t _{HZWE} | WE LOW to HI-Z [19] | _ | 5 | _ | 8 | ns |
| t _{BW} | Byte Enable to write end | 7 | _ | 12 | _ | ns |

^{17.} Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 7 on page 7, unless specified otherwise

^{18.} t_{HZOE}, t_{HZUE}, t_{HZUE}, t_{HZUE}, t_{LZOE}, t_{LZUE}, and t_{LZE} are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 7 on page 7. Transition is measured ±200 mV from steady state voltage.

^{19.} These parameters are guaranteed by design and are not tested.

^{20.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}, and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

^{21.} The minimum write cycle pulse width in Write Cycle No 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be equal to sum of t_{sd} and t_{HZWE} .



Switching Waveforms

Figure 9. Read Cycle No. 1 of CY7C1041G (Address Transition Controlled) $^{[22,\,23]}$





Figure 10. Read Cycle No. 1 of CY7C1041GE (Address Transition Controlled) [22, 23]




Notes22. The device is continuously selected, $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} .
23. \overline{WE} is HIGH for the read cycle.



Switching Waveforms (continued)

Figure 11. Read Cycle No. 2 (OE Controlled) [24, 25]



Notes

24. WE is HIGH for the read cycle.

25. Address valid prior to or coincident with CE LOW transition.



Switching Waveforms (continued)

Figure 12. Write Cycle No. 1 (CE Controlled) [26, 27]





Figure 13. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[26,\ 27,\ 28]}$



- 26. The internal write time of the memory is defined by the overlap of WE = V_{IL}, \(\overline{CE} = V_{IL}\), and \(\overline{BHE}\) or \(\overline{BLE} = V_{IL}\). These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 27. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.
- 28. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE} .



Switching Waveforms (continued)

ADDRESS

ADDRESS

CE

t_{SCE}

t_{SCE}

t_{SCE}

t_{HAA}

DATA I/O


DATA I/O

Figure 14. Write Cycle No. 3 (BLE or BHE Controlled) [29, 30]

t_{WC}

DATA I/O

DATA IN VALID



- 29. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}, and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 30. Data I/O is in HI-Z state if $\overline{\text{CE}} = V_{\text{IH}}$, or $\overline{\text{OE}} = V_{\text{IH}}$, or $\overline{\text{BHE}}$, and/or $\overline{\text{BLE}} = V_{\text{IH}}$.
- 31. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 32. During this period the I/Os are in output state. Do not apply input signals.



Truth Table

| CE | OE | WE | BLE | BHE | I/O ₀ –I/O ₇ | I/O ₈ -I/O ₁₅ | Mode | Power |
|----|-------------------|-------------------|-------------------|-------------------|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н | X ^[33] | X ^[33] | X ^[33] | X ^[33] | HI-Z | HI-Z | Power down | Standby (I _{SB}) |
| L | L | Н | L | L | Data out | Data out | Read all bits | Active (I _{CC}) |
| L | L | Η | L | Η | Data out | HI-Z | Read lower bits only | Active (I _{CC}) |
| L | L | Н | Н | L | HI-Z | Data out | Read upper bits only | Active (I _{CC}) |
| L | Х | L | L | L | Data in | Data in | Write all bits | Active (I _{CC}) |
| L | Х | L | L | Η | Data in | HI-Z | Write lower bits only | Active (I _{CC}) |
| L | Х | L | Н | L | HI-Z | Data in | Write upper bits only | Active (I _{CC}) |
| L | Н | Н | Χ | X | HI-Z | HI-Z | Selected, outputs disabled | Active (I _{CC}) |
| L | Х | Χ | Τ | Н | HI-Z | HI-Z | Selected, outputs disabled | Active (I _{CC}) |

ERR Output - CY7C1041GE

| Output [34] | Mode |
|-------------|--|
| 0 | Read operation, no single-bit error in the stored data. |
| 1 | Read operation, single-bit error detected and corrected. |
| HI-Z | Device deselected or outputs disabled or Write operation |

 $\begin{array}{l} \textbf{Notes} \\ 33. \, \text{The input voltage levels on these pins should be either at V}_{\text{IH}} \, \text{or V}_{\text{IL}}. \\ 34. \, \text{ERR is an Output pin.If not used, this pin should be left floating.} \end{array}$




Ordering Information

| Speed (ns) | Voltage Range | Ordering Code | Package Diagram | Package Type (all Pb-free) | Operating Range |
|------------|------------------|----------------------|--------------------|---|-----------------|
| 10 | 10 2.2 V–3.6 V | CY7C1041GE30-10ZSXI | 51-85087 | 44-pin TSOP II, ERR output | Industrial |
| | | CY7C1041GE30-10ZSXIT | 51-85087 | 44-pin TSOP II, ERR output, Tape and Reel | |
| | | CY7C1041G30-10ZSXI | 51-85087 | 44-pin TSOP II | |
| | | CY7C1041G30-10ZSXIT | 51-85087 | 44-pin TSOP II, Tape and Reel | |
| | | CY7C1041GE30-10BVXI | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm), ERR output | |
| | | CY7C1041GE30-10BVXIT | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm), ERR output, Tape and Reel | |
| | | CY7C1041G30-10BVXI | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm) | |
| | | CY7C1041G30-10BVXIT | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm), Tape and Reel | |
| | | CY7C1041G30-10BVJXI | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm), JEDEC | |
| | | CY7C1041G30-10BVJXIT | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm), JEDEC, Tape and Reel | |
| | | CY7C1041G30-10VXI | 51-85082 | 44-pin SOJ (400 Mils) | |
| | | CY7C1041G30-10VXIT | 51-85082 | 44-pin SOJ (400 Mils), Tape and Reel | |
| | | CY7C1041GE30-10VXI | 51-85082 | 44-pin SOJ (400 Mils), ERR output | |
| | | CY7C1041GE30-10VXIT | 51-85082 | 44-pin SOJ (400 Mils), ERR output, Tape and Reel | |
| | 4.5 V–5.5 V | CY7C1041G-10ZSXI | 51-85087 | 44-pin TSOP II | |
| | | CY7C1041G-10ZSXIT | 51-85087 | 44-pin TSOP II, Tape and Reel | |
| | | CY7C1041GE-10ZSXI | 51-85087 | 44-pin TSOP II, ERR output | |
| | | CY7C1041GE-10ZSXIT | 51-85087 | 44-pin TSOP II, ERR output, Tape and Reel | |
| | | CY7C1041GE-10VXI | 51-85082 | 44-pin SOJ (400 Mils), ERR output | |
| | | CY7C1041GE-10VXIT | 51-85082 | 44-pin SOJ (400 Mils), ERR output, Tape and Reel | |
| | | CY7C1041G-10VXI | 51-85082 | 44-pin SOJ (400 Mils) | |
| | | CY7C1041G-10VXIT | 51-85082 | 44-pin SOJ (400 Mils), Tape and Reel | |
| 15 | 1.65 V-2.2 V | CY7C1041G18-15ZSXI | 51-85087 | 44-pin TSOP II | |
| | | CY7C1041G18-15ZSXIT | 51-85087 | 44-pin TSOP II, Tape and Reel | |
| | | CY7C1041G18-15VXI | 51-85082 | 44-pin SOJ (400 Mils) | |
| | | CY7C1041G18-15VXIT | 51-85082 | 44-pin SOJ (400 Mils), Tape and Reel | |
| | | CY7C1041G18-15BVXI | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm) | |
| | | CY7C1041G18-15BVXT | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm), Tape and Reel | |



Ordering Code Definitions





Package Diagrams

Figure 16. 44-pin TSOP II (Z44) Package Outline, 51-85087






Figure 17. 44-pin SOJ (400 Mils) Package Outline, 51-85082






Package Diagrams (continued)

Figure 18. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.

51-85150 *H



Acronyms

| Acronym | Description | | |
|---|---------------------------------|--|--|
| BHE | byte high enable | | |
| BLE | byte low enable | | |
| CE chip enable | | | |
| CMOS complementary metal oxide semiconducto | | | |
| I/O | input/output | | |
| ŌĒ | output enable | | |
| SRAM | static random access memory | | |
| TSOP | thin small outline package | | |
| TTL | transistor-transistor logic | | |
| VFBGA | very fine-pitch ball grid array | | |
| WE | write enable | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | |
|--------|-----------------|--|--|--|
| °C | Degrees Celsius | | | |
| MHz | megahertz | | | |
| μΑ | microamperes | | | |
| μS | microseconds | | | |
| mA | milliamperes | | | |
| mm | millimeters | | | |
| ns | nanoseconds | | | |
| Ω | ohms | | | |
| % | percent | | | |
| pF | picofarads | | | |
| V | volts | | | |
| W | watts | | | |



Document History Page

| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change | |
|------|---------|--------------------|--------------------|---|--|
| *F | 4867081 | NILE | 07/31/2015 | Changed status from Preliminary to Final. | |
| *G | 4876251 | NILE | 08/07/2015 | Updated Ordering Information: Updated part numbers. | |
| *H | 4968879 | NILE | 10/16/2015 | Fixed typo in bookmarks. | |
| * | 5019226 | VINI | 11/18/2015 | Updated Ordering Information: Updated part numbers. | |
| *J | 5122043 | NILE | 02/02/2016 | Updated Truth Table. | |
| *K | 5223335 | NILE | 08/30/2016 | Updated DC Electrical Characteristics: Removed values of V _{OH} parameter corresponding to "2.7 V to 3.6 V" range. Added values of V _{OH} parameter corresponding to "2.7 V to 3.0 V" and "3.0 V to 3.6 V" ranges. Updated Note 10 (Replaced "2 ns" with "20 ns"). Updated Ordering Information: Updated part numbers. Updated to new template. | |
| *L | 5655218 | NILE | 03/09/2017 | Updated Logic Block Diagram – CY7C1041G (Updated diagram to change the devices from Dual Chip enabled to Single Chip enabled). Updated Logic Block Diagram – CY7C1041GE (Updated diagram to change the devices from Dual Chip enabled to Single Chip enabled). Updated to new template. | |
| *M | 5731242 | GNKK | 05/09/2017 | Updated logo and copyright. Completing Sunset Review. | |
| *N | 6245720 | NILE | 07/13/2018 | Updated Features: Added Note 2 and referred the same note in "Embedded ECC for single-bit error correction". Updated to new template. Completing Sunset Review. | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure: Therefore, despite security measures implemented to Cypress hardware or software products. Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and yo

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-91368 Rev. *N Revised July 13, 2018 Page 21 of 21

[©] Cypress Semiconductor Corporation, 2014–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, and (b) to distribute the Software is briany code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Cypress manufacturer:

Other Similar products are found below:

5962-8855206XA CY6116A-35DMB CY7C1049GN-10VXI CY7C128A-45DMB CY7C1461KV33-133AXI CY7C199-45LMB
GS88237CB-200I R1QDA7236ABB-20IB0 RMLV0408EGSB-4S2#AA0 MT41K256M16HA-125:E IS64WV3216BLL-15CTLA3
IS66WVE4M16ECLL-70BLI PCF8570P K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X
IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI UPD43256BCZ-85-LL KE 1368 433750H 47L16E/SN 621488F IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC
CY7C1381KV33-100BZXI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C1382KV33-167AXC CY7C4042KV13-933FCXC
CY7S1041GE30-10BVXI 8602501XA 5962-8855206YA 5962-8866201YA 5962-8866204TA 5962-8866207NA 5962-8959841MZA
7130LA100PDG GS882Z18CD-150I GS81284Z36B-250I M38510/28902BVA 5962-8971203XA 5962-8971202ZA 5962-8872501LA 5962-8866208YA