

# 25MHz, 600V/µs Op Amp

The LT<sup>®</sup>1357 is a high speed, very high slew rate operational amplifier with outstanding AC and DC performance.

The LT1357 has much lower supply current, lower input

offset voltage, lower input bias current, and higher DC gain

than devices with comparable bandwidth. The circuit

topology is a voltage feedback amplifier with the

slewing characteristics of a current feedback amplifier. The amplifier is a single gain stage with outstanding

settling characteristics which makes the circuit an ideal

choice for data acquisition systems. The output drives a 500  $\Omega$  load to  $\pm 12V$  with  $\pm 15V$  supplies and a 150  $\Omega$ 

load to  $\pm 2.5V$  on  $\pm 5V$  supplies. The amplifier is also

stable with any capacitive load which makes it useful in

The LT1357 is a member of a family of fast, high performance amplifiers using this unique topology and employ-

ing Linear Technology Corporation's advanced bipolar complementary processing. For dual and quad amplifier

versions of the LT1357 see the LT1358/LT1359 data

sheet. For higher bandwidth devices with higher supply

current see the LT1360 through LT1365 data sheets. For

lower supply current amplifiers see the LT1354 and LT1355/

LT1356 data sheets. Singles, duals, and guads of each

 $A_V = -1$  Large-Signal Response

buffer or cable driver applications.

amplifier are available.

DESCRIPTION

#### FEATURES


- 25MHz Gain Bandwidth
- 600V/µs Slew Rate
- 2.5mÅ Maximum Supply Current
- Unity-Gain Stable
- C-Load<sup>™</sup> Op Amp Drives All Capacitive Loads
- 8nV/√Hz Input Noise Voltage
- 600μV Maximum Input Offset Voltage
- 500nA Maximum Input Bias Current
- 120nA Maximum Input Offset Current
- 20V/mV Minimum DC Gain, R<sub>I</sub> =1k
- 115ns Settling Time to 0.1%, 10V Step
- 220ns Settling Time to 0.01%, 10V Step
- $\pm 12V$  Minimum Output Swing into 500 $\Omega$
- $\pm 2.5V$  Minimum Output Swing into  $150\Omega$
- Specified at ±2.5V, ±5V, and ±15V

#### **APPLICATIONS**


- Wideband Amplifiers
- Buffers
- Active Filters
- Data Acquisition Systems
- Photodiode Amplifiers

T, LTC and LT are registered trademarks of Linear Technology Corporation. C-Load is a trademark of Linear Technology Corporation

### TYPICAL APPLICATION



**DAC I-to-V Converter** 



1357 TA02




# ABSOLUTE MAXIMUM RATINGS

 Specified Temperature Range (Note 6) ...  $-40^{\circ}$ C to  $85^{\circ}$ C Maximum Junction Temperature (See Below)

Plastic Package	150°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec	)300°C

# PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

### **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V		0.2	0.6	mV
			±5V		0.2	0.6	mV
			±2.5V		0.3	0.8	mV
l <sub>OS</sub>	Input Offset Current		±2.5V to ±15V		40	120	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V		120	500	nA
e <sub>n</sub>	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		8		nV/√Hz
i <sub>n</sub>	Input Noise Current	f = 10kHz	±2.5V to ±15V		0.8		pA/√Hz
R <sub>IN</sub>	Input Resistance	$V_{CM} = \pm 12V$	±15V	35	80		MΩ
		Differential	±15V		6		MΩ
CIN	Input Capacitance		±15V		3		pF
	Input Voltage Range <sup>+</sup>		±15V	12.0	13.4		V
			±5V	2.5	3.5		V
			±2.5V	0.5	1.1		V
	Input Voltage Range <sup>-</sup>		±15V		-13.2	-12.0	V
			±5V			-2.5	V
			±2.5V		-0.9	-0.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	±15V	80	97		dB
		$V_{CM} = \pm 2.5 V$	±5V	78	84		dB
		$V_{CM} = \pm 0.5 V$	±2.5V	68	75		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 2.5 V \text{ to } \pm 15 V$		92	106		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$	±15V	20.0	65		V/mV
		$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	7.0	25		V/mV
		$V_{OUT} = \pm 2.5V, R_{L} = 1k$	±5V	20.0	45		V/mV
		$V_{OUT} = \pm 2.5 V, R_L = 500 \Omega$	±5V	7.0	25		V/mV
		$V_{0UT} = \pm 2.5 V, R_{L} = 150 \Omega$	±5V	1.5	6		V/mV
		$V_{OUT} = \pm 1 V, R_L = 500 \Omega$	±2.5V	7.0	30		V/mV



# **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY	MIN TYP MAX	UNITS
V <sub>OUT</sub>	Output Swing	$ \begin{array}{l} {R_L = 1k,V_{IN} = \pm 40mV} \\ {R_L = 500\Omega,V_{IN} = \pm 40mV} \\ {R_L = 500\Omega,V_{IN} = \pm 40mV} \\ {R_L = 150\Omega,V_{IN} = \pm 40mV} \\ {R_L = 500\Omega,V_{IN} = \pm 40mV} \end{array} $	±15V ±15V ±5V ±5V ±2.5V	13.3       13.8         12.0       12.8         3.5       4.0         2.5       3.3         1.3       1.7	V± V± V± V± V± V±
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 12V$ $V_{OUT} = \pm 2.5V$	±2.5V ±15V ±5V	24.0 30 16.7 25	mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	30 42	mA
SR	Slew Rate	$A_V = -2$ , (Note 3)	±15V ±5V	300 600 150 220	V/µs V/µs
	Full Power Bandwidth	10V Peak, (Note 4) 3V Peak, (Note 4)	±15V ±5V	9.6 11.7	MHz MHz
GBW	Gain Bandwidth	f = 200kHz, R <sub>L</sub> = 2k	±15V ±5V ±2.5V	18 25 15 22 20	MHz MHz MHz
t <sub>r</sub> , t <sub>f</sub>	Rise Time, Fall Time	A <sub>V</sub> = 1, 10%-90%, 0.1V	±15V ±5V	8 9	ns ns
	Overshoot	A <sub>V</sub> = 1, 0.1V	±15V ±5V	27 27	% %
	Propagation Delay	50% $V_{\text{IN}}$ to 50% $V_{\text{OUT}},$ 0.1V	±15V ±5V	9 11	ns ns
t <sub>s</sub>	Settling Time	$\begin{array}{c} 10V \; Step,\; 0.1\%,\; A_V = -1 \\ 10V \; Step,\; 0.01\%,\; A_V = -1 \\ 5V \; Step,\; 0.1\%,\; A_V = -1 \\ 5V \; Step,\; 0.01\%,\; A_V = -1 \end{array}$	±15V ±15V ±5V ±5V	115 220 110 380	ns ns ns ns
	Differential Gain	f = 3.58MHz, A <sub>V</sub> = 2, R <sub>L</sub> = 1k	±15V ±5V	0.1 0.1	% %
	Differential Phase	f = 3.58MHz, A <sub>V</sub> = 2, R <sub>L</sub> = 1k	±15V ±5V	0.50 0.35	Deg Deg
R <sub>0</sub>	Output Resistance	A <sub>V</sub> = 1, f = 100kHz	±15V	0.3	Ω
I <sub>S</sub>	Supply Current		±15V ±5V	2.0 2.5 1.9 2.4	mA mA

#### $0^{\circ}C \leq T_A \leq 70^{\circ}C, \; V_{CM}$ = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V ±5V ±2.5V	•			0.8 0.8 1.0	mV mV mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V			5	8	μV/°C
l <sub>os</sub>	Input Offset Current		±2.5V to ±15V	٠			180	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V	٠			750	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	•	79 77 67			dB dB dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = ±2.5V to ±15V		٠	90			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{c} V_{OUT} = \pm 12V, \ R_L = 1k \\ V_{OUT} = \pm 10V, \ R_L = 500\Omega \\ V_{OUT} = \pm 2.5V, \ R_L = 1k \\ V_{OUT} = \pm 2.5V, \ R_L = 500\Omega \\ V_{OUT} = \pm 2.5V, \ R_L = 150\Omega \\ V_{OUT} = \pm 1V, \ R_L = 500\Omega \end{array}$	±15V ±15V ±5V ±5V ±5V ±2.5V		15 5 15 5 1 5			V/mV V/mV V/mV V/mV V/mV V/mV



# $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \quad \texttt{O^{\circ}C} \leq \texttt{T}_{A} \leq \texttt{70^{\circ}C}, \ \texttt{V}_{CM} = \texttt{OV} \ \texttt{unless otherwise noted}.$

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	ТҮР	MAX	UNITS
V <sub>OUT</sub>	Output Swing	$ \begin{array}{c} R_L = 1k,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 150\Omega,  V_{IN} = \pm 40mV \\ R_I = 500\Omega,  V_{IN} = \pm 40mV \end{array} $	±15V ±15V ±5V ±5V ±5V ±2.5V	•	13.2 11.5 3.4 2.3 1.2			±V ±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 11.5V$ $V_{OUT} = \pm 2.3V$	±15V ±5V	•	23.0 15.3			mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V	•	25			mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V ±5V	•	225 125			V/µs V/µs
GBW	Gain-Bandwidth	$f = 200kHz, R_L = 2k$	±15V ±5V	•	15 12			MHz MHz
I <sub>S</sub>	Supply Current		±15V ±5V	•			2.9 2.8	mA mA

$-40^{\circ}C \leq T_A \leq 85^{\circ}C$	V <sub>CM</sub> = 0V	unless otherwise	noted.	(Note 6)
--	----------------------	------------------	--------	----------

SYMBOL	PARAMETER	CONDITIONS	VSUPPLY		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage		±15V ±5V ±2.5V	•			1.3 1.3 1.5	mV mV mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V			5	8	μV/°C
l <sub>os</sub>	Input Offset Current		±2.5V to ±15V				300	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V				900	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$ $V_{CM} = \pm 0.5V$	±15V ±5V ±2.5V	•	78 76 66			dB dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±2.5V to ±15V			90			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{c} V_{0UT} = \pm 12V, \ R_L = 1k \\ V_{0UT} = \pm 10V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 1k \\ V_{0UT} = \pm 2.5V, \ R_L = 500\Omega \\ V_{0UT} = \pm 2.5V, \ R_L = 150\Omega \\ V_{0UT} = \pm 1V, \ R_L = 500\Omega \end{array}$	±15V ±15V ±5V ±5V ±5V ±2.5V	• • • •	10.0 2.5 10.0 2.5 0.6 2.5			V/mV V/mV V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Swing	$ \begin{array}{l} R_L = 1k,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \\ R_L = 150\Omega,  V_{IN} = \pm 40mV \\ R_L = 500\Omega,  V_{IN} = \pm 40mV \end{array} $	±15V ±15V ±5V ±5V ±2.5V	• • •	13.0 11.0 3.4 2.1 1.2			±V ±V ±V ±V ±V
I <sub>OUT</sub>	Output Current	$V_{OUT} = \pm 11V$ $V_{OUT} = \pm 2.1V$	±15V ±5V	•	22 14			mA mA
I <sub>SC</sub>	Short-Circuit Current	$V_{OUT} = 0V, V_{IN} = \pm 3V$	±15V		24			mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V ±5V	•	180 100			V/μs V/μs
GBW	Gain-Bandwith	f = 200kHz, R <sub>L</sub> = 2k	±15V ±5V	•	14 11			MHz MHz
I <sub>S</sub>	Supply Current		±15V ±5V	•			3.0 2.9	mA mA

### **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications that apply over the full specified temperature range.

**Note 1:** Differential inputs of  $\pm 10V$  are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more details.

**Note 2**: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.


**Note 3**: Slew rate is measured between  $\pm 10V$  on the output with  $\pm 6V$  input for  $\pm 15V$  supplies and  $\pm 1V$  on the output with  $\pm 1.75V$  input for  $\pm 5V$  supplies.

Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW =  $SR/2\pi V_P$ .


Note 5: This parameter is not 100% tested.

**Note 6**: The LT1357 is designed, characterized and expected to meet these extended temperature limits, but is not tested at  $-40^{\circ}$ C and at  $85^{\circ}$ C. Guaranteed I grade parts are available; consult factory.


#### **TYPICAL PERFORMANCE CHARACTERISTICS**


















Settling Time vs Output Step (Noninverting)



Gain and Phase vs Frequency

PHASE

 $V_S = \pm 15V$ 

1M

FREQUENCY (Hz)

GAIN

 $A_V = -1$ 

 $R_F = R_G = 2k$ 

100k

 $T_A = 25^{\circ}C$ .

0

10k

 $V_{S} = \pm 5V$ 

120

100

20

0


100M

1357 G14


 $V_S = \pm 15V$ 

 $V_{S} = \pm 5V$ 


10M




Settling Time vs Output Step (Inverting)



Gain-Bandwidth and Phase Margin vs Supply Voltage









1357 G23




1357 G22

1357 G24











OUTPUT VOLTAGE (VP-P)



















**Small-Signal Transient**  $(A_V = -1)$ 



**Capacitive Load Handling** 




**Small-Signal Transient**  $(A_V = -1, C_L = 1000 pF)$ 



1357 TA33






# **APPLICATIONS INFORMATION**

The LT1357 may be inserted directly into many high speed amplifier applications improving both DC and AC performance, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1357 is shown below.

#### Offset Nulling



#### **Layout and Passive Components**

The LT1357 amplifier is easy to apply and tolerant of less than ideal layouts. For maximum performance (for example, fast settling time) use a ground plane, short lead lengths and RF-quality bypass capacitors ( $0.01\mu$ Fto $0.1\mu$ F). For high drive current applications use low ESR bypass capacitors ( $1\mu$ F to  $10\mu$ F tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or oscillations. For feedback resistors greater than  $5k\Omega$ , a parallel capacitor of value

$$C_F > (R_G \bullet C_{IN})/R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used,  $C_F$  should be greater than or equal to  $C_{IN}$ .

#### **Capacitive Loading**

The LT1357 is stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small-signal response with 1000pF load shows 50% peaking. The large-signal response with a 10,000pF load shows the output slew rate being limited to 5V/µs by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75 $\Omega$ ) should be placed in



# **APPLICATIONS INFORMATION**

series with the output. The other end of the cable should be terminated with the same value resistor to ground.

#### Input Considerations

Each of the LT1357 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. The part should not be used as a comparator, peak detector or other open-loop application with large, sustained differential inputs. Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of the time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

#### **Power Dissipation**

The LT1357 combines high speed and large output drive in a small package. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature ( $T_J$ ) is calculated from the ambient temperature ( $T_A$ ) and power dissipation ( $P_D$ ) as follows:

 $LT1357CN8: T_J = T_A + (P_D \bullet 130^{\circ}C/W) \\ LT1357CS8: T_J = T_A + (P_D \bullet 190^{\circ}C/W)$ 

Worst-case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). Therefore  $P_{DMAX}$  is:

 $P_{DMAX} = (V^+ - V^-)(I_{SMAX}) + (V^+/2)^2/R_L$ 

Example: LT1357CS8 at 70°C,  $V_S = \pm 15V$ ,  $R_L = 120\Omega$ (Note: the minimum short-circuit current at 70°C is 25mA, so the output swing is guaranteed only to 3V with 120 $\Omega$ .)

 $P_{DMAX} = (30V \bullet 2.9mA) + (15V-3V)(25mA) = 387mW$ 

 $T_{JMAX} = 70^{\circ}C + (387mW \bullet 190^{\circ}C/W) = 144^{\circ}C$ 

#### **Circuit Operation**

The LT1357 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500 $\Omega$  resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity-gain has a ten times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1357 is tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and




### **APPLICATIONS INFORMATION**

has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity-gain frequency away from the


pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

### SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.




N8 Package 8-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)

\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)




#### **PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.





### TYPICAL APPLICATIONS



#### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1358/LT1359	Dual/Quad 2mA, 25MHz, 600V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads
LT1360	4mA, 50MHz, 800V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads
LT1361/LT1362	Dual/Quad 4mA, 50MHz, 800V/µs Op Amp	Good DC Precision, Stable with All Capacitive Loads

#### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Operational Amplifiers - Op Amps category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

 OPA2991IDSGR
 OPA607IDCKT
 007614D
 633773R
 635798C
 635801A
 702115D
 709228FB
 741528D
 NCV33072ADR2G
 SC2903DR2G

 SC2903VDR2G
 LM258AYDT
 LM358SNG
 430227FB
 430228DB
 460932C
 AZV831KTR-G1
 514272R
 409256CB
 430232AB

 LM2904DR2GH
 LM358YDT
 508582D
 LT1026CN8
 LT1678IS8
 042225DB
 058184EB
 070530X
 714228XB
 714846BB
 873836HB

 TS912BIYDT
 NCS5651MNTXG
 NCS2004MUTAG
 NCV33202DMR2G
 M38510/13101BPA
 NTE925
 TL082IYDT
 SC2904DR2G

 SC358DR2G
 LM2904EDR2G
 LM358EDR2G
 AZV358MTR-G1
 AP4310AUMTR-AG1
 HA1630D02MMEL-E
 NJM358CG-TE2

 HA1630S01LPEL-E
 AD8037SRZ-EP
 LM324AWPT
 AP4310AUMTR-AG1
 HA1630D02MMEL-E
 NJM358CG-TE2