

# 150mA, Low Input Voltage, Low Dropout, Low Noise Ultra-Fast Without Bypass Capacitor CMOS LDO Regulator


### **General Description**

The RT9030 is a high-performance, 150mALDO regulator, offering extremely high PSRR and ultra-low dropout. Ideal for portable RF and wireless applications with demanding performance and space requirements.

The RT9030 quiescent current as low as  $25\mu A$ , further prolonging the battery life. The RT9030 also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in handheld wireless devices.

The RT9030 consumes typical  $0.7\mu A$  in shutdown mode and has fast turn-on time less than  $40\mu s$ . The other features include ultra-low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. Available in the SC-70-5 and WDFN-6L 1.6x1.6 package.

### **Ordering Information**



## Note:

Richtek products are:

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


### **Features**

- Wide Operating Voltage Ranges: 1.65V to 5.5V
- Output Voltage Ranges: 1V to 3.3V
- Low Dropout: 100mV at 150mA
- Ultra-Low-Noise for RF Application
- Ultra-Fast Response in Line/Load Transient
- Current Limiting Protection
- Thermal Shutdown Protection
- High Power Supply Rejection Ratio
- Only 1µF Output Capacitor Required for Stability
- TTL-Logic-Controlled Shutdown Input
- RoHS Compliant and Halogen Free

## **Applications**

- CDMA/GSM Cellular Handsets
- Portable Information Appliances
- Laptop, Palmtops, Notebook Computers
- Hand-Held Instruments
- Mini PCI & PCI-Express Cards
- PCMCIA & New Cards

## **Pin Configurations**




## Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

DS9030-03 April 2011




# **Typical Application Circuit**



## **Functional Pin Description**

Pin Number						
SC-70-5	WDFN-6L 1.6x1.6	Pin Name	Pin Function			
5	4	VOUT	Regulator Output.			
4	2, 5	NC	No Internal Connection.			
2	6, 7 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.			
3	1	EN	Enable Input Logic, Active High. When the EN pin is open it will be pulled to low internally.			
1	3	VIN	Supply Input.			

# **Function Block Diagram**





## Absolute Maximum Ratings (Note 1)

Supply Input Voltage	6V
• EN Input Voltage	6V
<ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul>	
SC-70-5	0.3W
WDFN-6L 1.6x1.6	0.571W
Package Thermal Resistance (Note 2)	
SC-70-5, $\theta_{JA}$	333°C/W
WDFN-6L 1.6x1.6, $\theta_{JA}$	
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 3)	
HBM	2kV
MM	200V
Recommended Operating Conditions (Note 4)	
• Input Voltage Range	1.65V to 5.5V

### **Electrical Characteristics**

 $(V_{IN} = V_{OUT} + 0.5V, V_{EN} = V_{IN}, C_{IN} = C_{OUT} = 1\mu F/X5R$  (Ceramic),  $T_A = 25^{\circ}C$ , unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Output Noise Voltage		V <sub>ON</sub>	I <sub>OUT</sub> = 0mA		30		$\mu V_{RMS}$	
Output Voltage Accuracy (Fixed Output Voltage)		ΔVουτ	I <sub>OUT</sub> = 150mA	-2	0	2	%	
Quiescent Curr	ent (Note 5)	IQ	I <sub>OUT</sub> = 0mA		25	50	μA	
Shutdown Curr	ent	I <sub>SHDN</sub>	V <sub>EN</sub> = 0V		0.7	1.5	μA	
Current Limit		I <sub>LIM</sub>	$R_{LOAD} = 0\Omega$ , $1.65V \le V_{IN} < 5.5V$	170	285	400	mA	
Dropout Voltage (Note 6)		V <sub>DROP</sub>	$V_{OUT}$ = 1.7V to 2.4V, $I_{OUT}$ = 150mA, 1.65V $\leq$ V <sub>IN</sub> $\leq$ 5.5V	50		200	mV	
			$\begin{aligned} &V_{OUT} = 2.5 \text{V to } 3.3 \text{V}, \\ &I_{OUT} = 150 \text{mA}, \ 1.65 \text{V} \leq V_{IN} \leq 5.5 \text{V} \end{aligned}$	20		150		
Load Regulation (Note 7) (Fixed Output Voltage)		$\Delta V_{LOAD}$	1mA < I <sub>OUT</sub> < 150mA 1.65V ≤ V <sub>IN</sub> ≤ 5.5V			1	%	
EN Threshold	Logic-Low Voltage	V <sub>IL</sub>		0		0.3		
EN THESHOLD	Logic-High Voltage	V <sub>IH</sub>		1.6		5.5	]	
Enable Pin Current		I <sub>EN</sub>			1	3	μA	
	f = 1kHz				-67			
Power Supply Rejection Rate	f = 10kHz	PSRR			-55		dB	
	f = 100kHz				-40			

To be continued

DS9030-03 April 2011 www.richtek.com





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Line Regulation	$\Delta V_{LINE}$	$V_{IN} = (V_{OUT} + 0.5)$ to 5.5V, $I_{OUT} = 1$ mA to 150mA		0.01	0.2	%/V
Thermal Shutdown Temperature	T <sub>SD</sub>		-	150	-	°C
Thermal Shutdown Hysteresis	$\Delta T_{SD}$			20		


- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2.  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a low effective thermal conductivity single layer test board of JEDEC 51-3 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Quiescent, or ground current, is the difference between input and output currents. It is defined by  $I_Q = I_{IN}$   $I_{OUT}$  under no load condition ( $I_{OUT} = 0mA$ ). The total current drawn from the supply is the sum of the load current plus the ground pin current.
- Note 6. The dropout voltage is defined as  $V_{IN}$  - $V_{OUT}$ , which is measured when  $V_{OUT}$  is  $V_{OUT(NORMAL)}$  100mV.
- **Note 7.** Regulation is measured at constant junction temperature by using a 2ms current pulse. Devices are tested for load regulation in the load range from 10mA to 120mA.





## **Typical Operating Characteristics**

















DS9030-03 April 2011 www.richtek.com


5

















## **Applications Information**

#### **Capacitor Selection**

In order to confirm the regulator stability and performance, X7R/X5R or other better quality ceramic capacitor should be selected.

Like any low-dropout regulator, the external capacitors used with the RT9030 must be carefully selected for regulator stability and performance. Using a capacitor whose value is larger than  $1\mu F$  on the RT9030 input and the amount of capacitance can be increased without limit. The input capacitor should be located in a distance of no more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response.

The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The RT9030 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least  $1\mu F$  with ESR is >  $30m\Omega$  on the RT9030 output ensures stability. The RT9030 still works well with output capacitor of other types due to the wide stable ESR range. Figure 1 shows the curves of allowable ESR range as a function of load current for various output capacitor values. Output capacitor with larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located in a distance of no more than 0.5 inch from the VOUT pin of the RT9030 and returned to a clean analog ground.

#### **Enable**

The RT9030 goes into shutdown mode when the EN pin is in a logic low condition. During this condition, the pass transistor, error amplifier, and bandgap are turned off, reducing the supply current to  $0.7\mu A$  typical. The EN pin can be directly tied to VIN to keep the part on.

#### **Current limit**

The RT9030 contains an independent current limiter, which monitors and controls the pass transistor's gate voltage, limiting the output current to 285mA (typ.). The output can

be shorted to ground indefinitely without damaging the part.




Figure 1. Region of Stable output capacitor ESR

#### **Thermal Shutdown Protection**

As the die temperature is  $> 150^{\circ}\text{C}$ , the chip will enter protection mode. The power MOSFET will turn-off during protection mode to prevent abnormal operation.

#### **Thermal Considerations**

Thermal protection limits power dissipation in the RT9030. When the operation junction temperature exceeds 170°C , the OTP circuit starts the thermal shutdown function and turns the pass element off. The pass element turn on again after the junction temperature cools by  $30^{\circ}\text{C}$ .

For continuous operation, do not exceed absolute maximum operation junction temperature 125°C. The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{Q}$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

DS9030-03 April 2011 www.richtek.com



Where  $T_{J(MAX)}$  is the maximum operation junction temperature,  $T_A$  is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating conditions specification of RT9030, the maximum junction temperature of the die is  $125^{\circ}C$ . The junction to ambient thermal resistance  $\theta_{JA}$  for WDFN-6L 1.6x1.6 package is  $165^{\circ}C/W$  and SC-70-5 package is  $333^{\circ}C/W$  on the standard JEDEC 51-3 single-layer thermal test board. The maximum power dissipation at  $T_A$  =  $25^{\circ}C$  can be calculated by following formula :

 $P_{D(MAX)}$  = (125°C - 25°C) / (165°C/W) = 0.606W for WDFN-6L 1.6x1.6 packages

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (333^{\circ}C/W) = 0.300W$  for SC-70-5 packages

The maximum power dissipation depends on operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance  $\theta_{JA}$ . For RT9030 packages, the Figure 2 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.




Figure 2. Derating Curves for RT9030 Packages

#### **Layout Considerations**

Careful PCB Layout is necessary for better performance.

The following guidelines should be followed for good PCB layout.

- Place the input and output capacitors as close as possible to the IC.
- ▶ Keep VIN and VOUT trace as possible as short and wide.
- Use a large PCB ground plane for maximum thermal dissipation.


 $C_{\mbox{\scriptsize IN}}$  should be placed as close C<sub>OUT</sub> should be placed as close as possible to VIN pin for good as possible to VOUT pin for good filtering filtering. Vout VIN 5 VOUT GND 2 0 0 EN 3 4 NC 0 0 0 0 GND

The through hole of the GND pin is recommended to be as many as possible.

Figure 3



# **Outline Dimension**





Cumbal	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	0.800	1.100	0.031	0.044	
A1	0.000	0.100	0.000	0.004	
В	1.150	1.350	0.045	0.054	
b	0.150	0.400	0.006	0.016	
С	1.800	2.450	0.071	0.096	
D	1.800	2.250	0.071	0.089	
е	0.6	550	0.0	)26	
Н	0.080	0.260	0.003	0.010	
L	0.210	0.460	0.008	0.018	

SC-70-5 Surface Mount Package

DS9030-03 April 2011 www.richtek.com







**DETAIL A**Pin #1 ID and Tie Bar Mark Options

ration of the Pin #1 identifier is optional

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Ok al	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
А3	0.175	0.250	0.007	0.010	
b	0.200	0.300	0.008	0.012	
D	1.550	1.650	0.061	0.065	
D2	0.950	1.050	0.037	0.041	
Е	1.550	1.650	0.061	0.065	
E2	0.550	0.650	0.022	0.026	
е	0.5	500	0.020		
L	0.190	0.290	0.007	0.011	

W-Type 6L DFN 1.6x1.6 Package

### **Richtek Technology Corporation**

Headquarter

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

### **Richtek Technology Corporation**

Taipei Office (Marketing)

5F, No. 95, Minchiuan Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)86672399 Fax: (8862)86672377

Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Richtek manufacturer:

Other Similar products are found below:

EVB\_RT5047GSP EVB\_RT7275GQW EVB\_RT7297CHZSP RT9080N-08GJ5 EVB\_RT5047AGSP EVB\_RT7243GQW

EVB\_RT7272BGSP RT8097AHGE EVB\_RT7247CHGSP EVB\_RT7276GQW EVB\_RT8293AHZSP EVB\_RT6200GE

EVB\_RT7235GQW EVB\_RT7237AHGSP EVB\_RT7251AZQW RT5047AGSP EVB\_RT7272AGSP EVB\_RT7237CHGSP

EVB\_RT7247AHGSP EVB\_RT7252BZSP EVB\_RT7280GQW EVB\_RT8292AHZSP EVB\_RT8297BZQW EVB\_RT7231GQW

EVB\_RT7232GQW EVB\_RT7236GQW EVB\_RT7250BZSP EVB\_RT7251BZQW EVB\_RT7279GQW EVB\_RT8008GB RT8207MZQW

RT8296AHZSP RT9011-JGPJ6 RT8258GE RT5711AHGQW RT9081AGQZA(2) RT6154BGQW RT7238BGQUF RT5788AGJ8F

RT8812AGQW RT6278BHGQUF RT7270HZSP RD0004 RT5789AGQUF RT9076-18GVN RT9193-15GU5 RT3602AJGQW

RT8296BHZSP RT6214AHGJ6F RT9276GQW(Z00)