

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

H8/36109 Group

Hardware Manual

Renesas 16-Bit Single-Chip
Microcomputer

H8 Family / H8/300H Tiny Series

H8/36109F HD64F36109
HD64F36109G

document, please confirm the latest product information with a Renesas sales office. Also, please pay attention and careful attention to additional and different information to be disclosed by Renesas such as that through our website. (<http://www.renesas.com>)

5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation, traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth in this document.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchases made to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have special characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical damage, injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design of hardware and software including but not limited to redundancy, fire control and malfunction prevention measures, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final product system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is high. You should implement safety measures so that Renesas products may not be easily detached from the products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

are in their open states, intermediate levels are induced by noise in the vicinity, and through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers that may have been allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

- CPU and System-Control Modules
- On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, in the final part of each section.

7. List of Registers
8. Electrical Characteristics
9. Appendix
10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in the manual.

11. Index

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/36109 Group to the target users.
Refer to the H8/300H Series Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip
Read the manual according to the contents. This manual can be roughly categorized into the CPU, system control functions, peripheral functions, and electrical characteristics.
- In order to understand the details of the CPU's functions
Read the H8/300H Series Software Manual.
- In order to understand the details of a register when its name is known
Read the index that is the final part of the manual to find the page number of the entry for the register. The addresses, bits, and initial values of the registers are summarized in section List of Registers.

Example: Register name: The following notation is used for cases when the same function is implemented on more than one channel:
XXX_N (XXX is the register name and N is the channel number)

Bit order: The MSB is on the left and the LSB is on the right.

Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, and decimal is xxxx.

Signal notation: An overbar is added to a low-active signal: $\overline{\text{xxxx}}$

by the E7 or E8. If address breaks are set as being used by the E7 or E8, the address control registers must not be accessed.

- When the E7 or E8 is used, $\overline{\text{NMI}}$ is an input/output pin (open-drain in output mode), P87 are input pins, and P86 is an output pin.
- Use channel 1 of the SCI3 (P21/RXD, P22/TXD) in on-board programming mode by mode.

Related Manuals: The latest versions of all related manuals are available from our website. Please ensure you have the latest versions of all documents you require.
<http://www.renesas.com/>

H8/36109 Group manuals:

Document Title	Document ID
H8/36109 Group Hardware Manual	This manual
H8/300H Series Software Manual	REJ09B0001

User's manuals for development tools:

Document Title	Document ID
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0001
H8S, H8/300 Series Simulator/Debugger User's Manual	REJ10B0002
H8S, H8/300 Series High-Performance Embedded Workshop 3, Tutorial	REJ10B0003
H8S, H8/300 Series High-Performance Embedded Workshop 3, User's Manual	REJ10B0004

All trademarks and registered trademarks are the property of their respective owners.

Rev. 1.50 Sep. 18, 2007 Page viii of xxxiv



2.1	Address Space and Memory Map
2.2	Register Configuration
2.2.1	General Registers
2.2.2	Program Counter (PC)
2.2.3	Condition-Code Register (CCR)
2.3	Data Formats
2.3.1	General Register Data Formats
2.3.2	Memory Data Formats
2.4	Instruction Set
2.4.1	List of Instructions Classified by Function
2.4.2	Basic Instruction Formats
2.5	Addressing Modes and Effective Address Calculation
2.5.1	Addressing Modes
2.5.2	Effective Address Calculation
2.6	Basic Bus Cycle
2.6.1	Access to On-Chip Memory (RAM, ROM)
2.6.2	On-Chip Peripheral Modules
2.7	CPU States
2.8	Usage Notes
2.8.1	Notes on Data Access to Empty Areas
2.8.2	EPMOV Instruction
2.8.3	Bit Manipulation Instruction

Section 3 Exception Handling

3.1	Exception Sources and Vector Address
3.2	Register Descriptions
3.2.1	Interrupt Edge Select Register 1 (IEGR1)
3.2.2	Interrupt Edge Select Register 2 (IEGR2)
3.2.3	Interrupt Enable Register 1 (IENR1)

3.5	Usage Notes
3.5.1	Interrupts after Reset.....
3.5.2	Notes on Stack Area Use
3.5.3	Notes on Rewriting Port Mode Registers
Section 4 Address Break	
4.1	Register Descriptions
4.1.1	Address Break Control Register (ABRKCR)
4.1.2	Address Break Status Register (ABRKSR)
4.1.3	Break Address Registers E, H, L (BARE, BARH, BARL)
4.1.4	Break Data Registers H, L (BDRH, BDRL).....
4.2	Operation
Section 5 Clock Pulse Generators	
5.1	Features.....
5.2	Register Descriptions
5.2.1	RC Control Register (RCCR)
5.2.2	RC Trimming Data Protect Register (RCTRMDPR).....
5.2.3	RC Trimming Data Register (RCTRMDR)
5.2.4	Clock Control/Status Register (CKCSR).....
5.3	System Clock Oscillator
5.3.1	State Transition of System Clock
5.3.2	Clock Control Operation.....
5.3.3	Clock Change Timing.....
5.4	Trimming of On-Chip Oscillator Frequency.....
5.5	External Oscillator
5.5.1	Connecting Crystal Resonator
5.5.2	Connecting Ceramic Resonator
5.5.3	External Clock Input Method

6.1	Register Descriptions
6.1.1	System Control Register 1 (SYSCR1)
6.1.2	System Control Register 2 (SYSCR2)
6.1.3	System Control Register 3 (SYSCR3)
6.1.4	Module Standby Control Register 1 (MSTCR1)
6.1.5	Module Standby Control Register 2 (MSTCR2)
6.1.6	Module Standby Control Register 4 (MSTCR4)
6.2	Mode Transitions and States of LSI
6.2.1	Sleep Mode
6.2.2	Standby Mode
6.2.3	Subsleep Mode
6.2.4	Subactive Mode
6.3	Operating Frequency in Active Mode
6.4	Direct Transition
6.4.1	Direct Transition from Active Mode to Subactive Mode
6.4.2	Direct Transition from Subactive Mode to Active Mode
6.5	Module Standby Function
Section 7 ROM	
7.1	Block Configuration
7.2	Register Descriptions
7.2.1	Flash Memory Control Register 1 (FLMCR1)
7.2.2	Flash Memory Control Register 2 (FLMCR2)
7.2.3	Erase Block Register 1 (EBR1)
7.2.4	Flash Memory Power Control Register (FLPWCR)
7.2.5	Flash Memory Enable Register (FENR)
7.3	On-Board Programming Modes
7.3.1	Boot Mode
7.3.2	Programming/Erasing in User Programming Mode

Section 8 RAM.....

Section 9 I/O Ports.....

- 9.1 Port 1.....
 - 9.1.1 Port Mode Register 1 (PMR1).....
 - 9.1.2 Port Control Register 1 (PCR1).....
 - 9.1.3 Port Data Register 1 (PDR1).....
 - 9.1.4 Port Pull-Up Control Register 1 (PUCR1).....
 - 9.1.5 Pin Functions.....
- 9.2 Port 2.....
 - 9.2.1 Port Control Register 2 (PCR2).....
 - 9.2.2 Port Data Register 2 (PDR2).....
 - 9.2.3 Port Mode Register 3 (PMR3).....
 - 9.2.4 Pin Functions.....
- 9.3 Port 3.....
 - 9.3.1 Port Control Register 3 (PCR3).....
 - 9.3.2 Port Data Register 3 (PDR3).....
 - 9.3.3 Pin Functions.....
- 9.4 Port 5.....
 - 9.4.1 Port Mode Register 5 (PMR5).....
 - 9.4.2 Port Control Register 5 (PCR5).....
 - 9.4.3 Port Data Register 5 (PDR5).....
 - 9.4.4 Port Pull-Up Control Register 5 (PUCR5).....
 - 9.4.5 Pin Functions.....
- 9.5 Port 7.....
 - 9.5.1 Port Control Register 7 (PCR7).....
 - 9.5.2 Port Data Register 7 (PDR7).....
 - 9.5.3 Pin Functions.....
- 9.6 Port 8.....



9.9	Port E
9.9.1	Port Control Register E (PCRE)
9.9.2	Port Data Register E (PDRE).....
9.9.3	Pin Functions
9.10	Port F
9.10.1	Port Data Register F (PDRF)
9.10.2	Port Mode Register F (PMRF).....
9.10.3	Pin Functions
9.11	Port G.....
9.11.1	Port Control Register G (PCRG)
9.11.2	Port Data Register G (PDRG).....
9.11.3	Port Mode Register G (PMRG)
9.11.4	Pin Functions
9.12	Port H.....
9.12.1	Port Control Register H (PCRH)
9.12.2	Port Data Register H (PDRH).....
9.12.3	Pin Functions
9.13	Port J.....
9.13.1	Port Control Register J (PCRJ).....
9.13.2	Port Data Register J (PDRJ)
9.13.3	Pin Functions
	Section 10 Realtime Clock (RTC).....
10.1	Features
10.2	Input/Output Pin.....
10.3	Register Descriptions
10.3.1	Second Data Register/Free Running Counter Data Register (RSECDR) ..
10.3.2	Minute Data Register (RMINDR).....
10.3.3	Hour Data Register (RHRDR)

11.1	Features	
11.2	Input/Output Pin	
11.3	Register Descriptions	
11.3.1	Timer Mode Register B1 (TMB1)	
11.3.2	Timer Counter B1 (TCB1)	
11.3.3	Timer Load Register B1 (TLB1)	
11.4	Operation	
11.4.1	Interval Timer Operation	
11.4.2	Auto-Reload Timer Operation	
11.4.3	Event Counter Operation	
11.5	Timer B1 Operating Modes	
Section 12 Timer V		
12.1	Features	
12.2	Input/Output Pins	
12.3	Register Descriptions	
12.3.1	Timer Counter V (TCNTV)	
12.3.2	Time Constant Registers A, B (TCORA, TCORB)	
12.3.3	Timer Control Register V0 (TCRV0)	
12.3.4	Timer Control/Status Register V (TCSR V)	
12.3.5	Timer Control Register V1 (TCRV1)	
12.4	Operation	
12.4.1	Timer V Operation	
12.5	Timer V Application Examples	
12.5.1	Pulse Output with Arbitrary Duty Cycle	
12.5.2	Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input	
12.6	Usage Notes	

13.3.7	Timer RC I/O Control Register 1 (TRCIOR1)
13.3.8	Timer RC Output Enable Register (TRCOER).....
13.3.9	Timer RC Digital Filtering Function Select Register (TRCDF)
13.3.10	Timer RC Counter (TRCCNT)
13.3.11	General Registers A, B, C, and D (GRA, GRB, GRC, and GRD).....
13.4	Operation
13.4.1	Timer Mode Operation
13.4.2	PWM Mode Operation.....
13.4.3	PWM2 Mode Operation.....
13.4.4	Digital Filtering Function for Input Capture Inputs
13.5	Operation Timing
13.5.1	TRCCNT Counting Timing
13.5.2	Output Compare Output Timing
13.5.3	Input Capture Timing.....
13.5.4	Timing of Counter Clearing by Compare Match
13.5.5	Buffer Operation Timing
13.5.6	Timing of IMFA to IMFD Flag Setting at Compare Match.....
13.5.7	Timing of IMFA to IMFD Setting at Input Capture
13.5.8	Timing of Status Flag Clearing.....
13.6	Usage Notes
Section 14 Timer RD	
14.1	Features
14.2	Input/Output Pins
14.3	Register Descriptions
14.3.1	Timer RD Start Register (TRDSTR)
14.3.2	Timer RD Mode Register (TRDMDR).....
14.3.3	Timer RD PWM Mode Register (TRDPMR)
14.3.4	Timer RD Function Control Register (TRDFCR).....

14.3.16	Interface with CPU	
14.4	Operation	
14.4.1	Counter Operation	
14.4.2	Waveform Output by Compare Match.....	
14.4.3	Input Capture Function	
14.4.4	Synchronous Operation.....	
14.4.5	PWM Mode	
14.4.6	Reset Synchronous PWM Mode.....	
14.4.7	Complementary PWM Mode.....	
14.4.8	PWM3 Mode Operation.....	
14.4.9	Buffer Operation.....	
14.4.10	Timer RD Output Timing	
14.4.11	Digital Filtering Function for Input Capture Inputs.....	
14.4.12	Function of Changing Output Pins for GR	
14.5	Interrupt Sources.....	
14.5.1	Status Flag Set Timing.....	
14.5.2	Status Flag Clearing Timing.....	
14.6	Usage Notes	
Section 15 Watchdog Timer.....		
15.1	Features.....	
15.2	Register Descriptions	
15.2.1	Timer Control/Status Register WD (TCSRWD)	
15.2.2	Timer Counter WD (TCWD).....	
15.2.3	Timer Mode Register WD (TMWD).....	
15.3	Operation	

17.2	Input/Output Pins	
17.3	Register Descriptions	
17.3.1	Receive Shift Register (RSR)	
17.3.2	Receive Data Register (RDR)	
17.3.3	Transmit Shift Register (TSR)	
17.3.4	Transmit Data Register (TDR).....	
17.3.5	Serial Mode Register (SMR)	
17.3.6	Serial Control Register 3 (SCR3).....	
17.3.7	Serial Status Register (SSR)	
17.3.8	Bit Rate Register (BRR)	
17.4	Operation in Asynchronous Mode	
17.4.1	Clock.....	
17.4.2	SCI3 Initialization.....	
17.4.3	Data Transmission	
17.4.4	Serial Data Reception	
17.5	Operation in Clock Synchronous Mode	
17.5.1	Clock.....	
17.5.2	SCI3 Initialization.....	
17.5.3	Serial Data Transmission	
17.5.4	Serial Data Reception (Clock Synchronous Mode)	
17.5.5	Simultaneous Serial Data Transmission and Reception.....	
17.6	Multiprocessor Communication Function.....	
17.6.1	Multiprocessor Serial Data Transmission	
17.6.2	Multiprocessor Serial Data Reception	
17.7	Interrupt Requests	
17.8	Usage Notes	
17.8.1	Break Detection and Processing	
17.8.2	Mark State and Break Sending.....	

18.3.3	I ² C Bus Mode Register (ICMR).....	
18.3.4	I ² C Bus Interrupt Enable Register (ICIER).....	
18.3.5	I ² C Bus Status Register (ICSR).....	
18.3.6	Slave Address Register (SAR).....	
18.3.7	I ² C Bus Transmit Data Register (ICDRT)	
18.3.8	I ² C Bus Receive Data Register (ICDRR).....	
18.3.9	I ² C Bus Shift Register (ICDRS).....	
18.4	Operation	
18.4.1	I ² C Bus Format.....	
18.4.2	Master Transmit Operation.....	
18.4.3	Master Receive Operation	
18.4.4	Slave Transmit Operation	
18.4.5	Slave Receive Operation.....	
18.4.6	Clocked Synchronous Serial Format	
18.4.7	Noise Canceller.....	
18.4.8	Example of Use.....	
18.5	Interrupts.....	
18.6	Bit Synchronous Circuit.....	
Section 19 A/D Converter		
19.1	Features.....	
19.2	Input/Output Pins.....	
19.3	Register Descriptions	
19.3.1	A/D Data Registers A to D (ADDRA to ADDR D)	
19.3.2	A/D Control/Status Register (ADCSR)	
19.3.3	A/D Control Register (ADCR)	
19.4	Operation	
19.4.1	Single Mode.....	
19.4.2	Scan Mode	

- 20.2 Register Descriptions
 - 20.2.1 Low-Voltage-Detection Control Register (LVDCR).....
 - 20.2.2 Low-Voltage-Detection Status Register (LVDSR).....
- 20.3 Operation
 - 20.3.1 Power-On Reset Circuit.....
 - 20.3.2 Low-Voltage Detection Circuit.....

- Section 21 Power Supply Circuit.....
 - 21.1 When Using Internal Power Supply Step-Down Circuit.....
 - 21.2 When Not Using Internal Power Supply Step-Down Circuit.....

- Section 22 List of Registers
 - 22.1 Register Addresses (Address Order).....
 - 22.2 Register Bits.....
 - 22.3 Register States in Each Operating Mode

- Section 23 Electrical Characteristics
 - 23.1 Absolute Maximum Ratings
 - 23.2 Electrical Characteristics.....
 - 23.2.1 Power Supply Voltage and Operating Ranges
 - 23.2.2 DC Characteristics
 - 23.2.3 AC Characteristics
 - 23.2.4 A/D Converter Characteristics
 - 23.2.5 Watchdog Timer Characteristics.....
 - 23.2.6 Flash Memory Characteristics
 - 23.2.7 Power-Supply-Voltage Detection Circuit Characteristics (Optional)
 - 23.2.8 Power-On Reset Circuit Characteristics (Optional).....
 - 23.3 Operation Timing.....
 - 23.4 Output Load Condition

Main Revisions and Additions in this Edition.....

Index

Figure 2.3	Usage of General Registers
Figure 2.4	Relationship between Stack Pointer and Stack Area
Figure 2.5	General Register Data Formats (1)
Figure 2.5	General Register Data Formats (2)
Figure 2.6	Memory Data Formats
Figure 2.7	Instruction Formats
Figure 2.8	Branch Address Specification in Memory Indirect Mode
Figure 2.9	On-Chip Memory Access Cycle
Figure 2.10	On-Chip Peripheral Module Access Cycle (3-State Access)
Figure 2.11	CPU Operation States
Figure 2.12	State Transitions
Figure 2.13	Example of Timer Configuration with Two Registers Allocated to Same Address

Section 3 Exception Handling

Figure 3.1	Reset Sequence
Figure 3.2	Interrupt Acceptance Flowchart
Figure 3.3	Stack Status after Exception Handling
Figure 3.4	Interrupt Sequence
Figure 3.5	Port Mode Register Setting and Interrupt Request Flag Clearing Procedure

Section 4 Address Break

Figure 4.1	Block Diagram of Address Break
Figure 4.2	Address Break Interrupt Operation Example (1)
Figure 4.2	Address Break Interrupt Operation Example (2)

Section 5 Clock Pulse Generators

Figure 5.1	Block Diagram of Clock Pulse Generators
Figure 5.2	State Transition of System Clock
Figure 5.3	Flowchart of Clock Switching (From On-Chip Oscillator Clock to External Clock)

Figure 5.14	Block Diagram of Subclock Generator
Figure 5.15	Typical Connection to 32.768-kHz Crystal Resonator.....
Figure 5.16	Equivalent Circuit of 32.768-kHz Crystal Resonator.....
Figure 5.17	Pin Connection when not Using Subclock
Figure 5.18	Example of Incorrect Board Design

Section 6 Power-Down Modes

Figure 6.1	Mode Transition Diagram
------------	-------------------------------

Section 7 ROM

Figure 7.1	Block Configuration of Flash Memory
Figure 7.2	Programming/Erasing Flowchart Example in User Programming Mode.....
Figure 7.3	Programming/Program-Verify Flowchart
Figure 7.4	Erase/Erase-Verify Flowchart.....

Section 9 I/O Ports

Figure 9.1	Port 1 Pin Configuration.....
Figure 9.2	Port 2 Pin Configuration.....
Figure 9.3	Port 3 Pin Configuration.....
Figure 9.4	Port 5 Pin Configuration.....
Figure 9.5	Port 7 Pin Configuration.....
Figure 9.6	Port 8 Pin Configuration.....
Figure 9.7	Port C Pin Configuration
Figure 9.8	Port D Pin Configuration.....
Figure 9.9	Port E Pin Configuration
Figure 9.10	Port F Pin Configuration
Figure 9.11	Port G Pin Configuration.....
Figure 9.12	Port H Pin Configuration.....
Figure 9.13	Port J Pin Configuration.....

Figure 12.2	Increment Timing with Internal Clock
Figure 12.3	Increment Timing with External Clock
Figure 12.4	OVF Set Timing
Figure 12.5	CMFA and CMFB Set Timing
Figure 12.6	TMOV Output Timing
Figure 12.7	Clear Timing by Compare Match
Figure 12.8	Clear Timing by TMRIV Input
Figure 12.9	Pulse Output Example
Figure 12.10	Example of Pulse Output Synchronized to TRGV Input
Figure 12.11	Contention between TCNTV Write and Clear
Figure 12.12	Contention between TCORA Write and Compare Match
Figure 12.13	Internal Clock Switching and TCNTV Operation

Section 13 Timer RC

Figure 13.1	Timer RC Block Diagram
Figure 13.2	Free-Running Counter Operation
Figure 13.3	Periodic Counter Operation
Figure 13.4	0 and 1 Output Example (TOA = 0, TOB = 1)
Figure 13.5	Toggle Output Example (TOA = 0, TOB = 1)
Figure 13.6	Toggle Output Example (TOA = 0, TOB = 1)
Figure 13.7	Input Capture Operating Example
Figure 13.8	Buffer Operation Example (Input Capture)
Figure 13.9	PWM Mode Example (1)
Figure 13.10	PWM Mode Example (2)
Figure 13.11	Buffer Operation Example (Output Compare)
Figure 13.12	PWM Mode Example (TOB, TOC, and TOD = 0: Initial Output Set to 0)
Figure 13.13	PWM Mode Example (TOB, TOC, and TOD = 1: Initial Output Set to 1)
Figure 13.14	Block Diagram in PWM2 Mode
Figure 13.15	GRD and GRB Buffer Operating Timing in PWM2 Mode (1)
Figure 13.16	GRD and GRB Buffer Operating Timing in PWM2 Mode (2)

Figure 13.26	Input Capture Input Signal Timing.....
Figure 13.27	Timing of Counter Clearing by Compare Match.....
Figure 13.28	Buffer Operation Timing (Compare Match)
Figure 13.29	Buffer Operation Timing (Input Capture)
Figure 13.30	Timing of IMFA to IMFD Flag Setting at Compare Match
Figure 13.31	Timing of IMFA to IMFD Flag Setting at Input Capture.....
Figure 13.32	Timing of Status Flag Clearing by CPU.....
Figure 13.33	Contention between TRCCNT Write and Clear
Figure 13.34	Internal Clock Switching and TRCCNT Operation.....
Figure 13.35	When Compare Match and Bit Manipulation Instruction to TRCCR1 Occur at the Same Timing

Section 14 Timer RD

Figure 14.1	Timer RD Block Diagram
Figure 14.2	Timer RD (Channel 0) Block Diagram
Figure 14.3	Timer RD (Channel 1) Block Diagram
Figure 14.4	Example (1) of Stopping Operation of the Counter (in PWM3 Mode)
Figure 14.5	Example (2) of Stopping Operation of the Counter (in PWM3 Mode)
Figure 14.6	Example of Starting and Stopping Operations of Counters (in PWM3 Mode)
Figure 14.7	Example of Outputs in Reset Synchronous PWM Mode and Complementary PWM Mode
Figure 14.8	Accessing Operation of 16-Bit Register (between CPU and TRDCNT (16 bits))
Figure 14.9	Accessing Operation of 8-Bit Register (between CPU and TRDSTR (8 bits))
Figure 14.10	Example of Counter Operation Setting Procedure
Figure 14.11	Free-Running Counter Operation
Figure 14.12	Periodic Counter Operation.....
Figure 14.13	Count Timing at Internal Clock Operation.....
Figure 14.14	Count Timing at External Clock Operation (Both Edges Detected).....
Figure 14.15	Example of Setting Procedure for Waveform Output by Compare Match.....

Figure 14.27	Example of PWM Mode Operation (3)
Figure 14.28	Example of PWM Mode Operation (4)
Figure 14.29	Example of Reset Synchronous PWM Mode Setting Procedure.....
Figure 14.30	Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 =
Figure 14.31	Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 =
Figure 14.32	Example of Complementary PWM Mode Setting Procedure.....
Figure 14.33	Canceling Procedure of Complementary PWM Mode
Figure 14.34	Example of Complementary PWM Mode Operation (1).....
Figure 14.35	Example of Complementary PWM Mode Operation (2).....
Figure 14.36	Timing of Overshooting
Figure 14.37	Timing of Undershooting
Figure 14.38	Block Diagram in PWM3 Mode.....
Figure 14.39	Flowchart of Setting in PWM3 Mode
Figure 14.40	Example of Non-Overlap Pulses
Figure 14.41	Compare Match Buffer Operation.....
Figure 14.42	Input Capture Buffer Operation.....
Figure 14.43	Example of Buffer Operation Setting Procedure.....
Figure 14.44	Example of Buffer Operation (1) (Buffer Operation for Output Compare Register)
Figure 14.45	Example of Compare Match Timing for Buffer Operation
Figure 14.46	Example of Buffer Operation (2) (Buffer Operation for Input Capture Register)
Figure 14.47	Input Capture Timing of Buffer Operation.....
Figure 14.48	Buffer Operation (3) (Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1).....
Figure 14.49	Buffer Operation (4) (Buffer Operation in Complementary PWM Mode CMD1 =1, CMD0 = 0
Figure 14.50	Example of Output Disable Timing of Timer RD by Writing to TRDOER.....
Figure 14.51	Example of Output Disable Timing of Timer RD by External Trigger.....

Figure 14.61	Status Flag Clearing Timing.....
Figure 14.62	Conflict between TRDCNT Write and Clear Operations.....
Figure 14.63	Conflict between TRDCNT Write and Increment Operations
Figure 14.64	Conflict between GR Write and Compare Match.....
Figure 14.65	Conflict between TRDCNT Write and Overflow.....
Figure 14.66	Conflict between GR Read and Input Capture
Figure 14.67	Conflict between Count Clearing and Increment Operations by Input Captu.....
Figure 14.68	Conflict between GR Write and Input Capture
Figure 14.69	When Compare Match and Bit Manipulation Instruction to TRDOCR Occu..... at the Same Timing

Section 15 Watchdog Timer

Figure 15.1	Block Diagram of Watchdog Timer
Figure 15.2	Watchdog Timer Operation Example.....

Section 16 14-Bit PWM

Figure 16.1	Block Diagram of 14-Bit PWM
Figure 16.2	Waveform Output by 14-Bit PWM

Section 17 Serial Communication Interface 3 (SCI3)

Figure 17.1	Block Diagram of SCI3
Figure 17.2	Data Format in Asynchronous Communication
Figure 17.3	Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits).....
Figure 17.4	Sample SCI3 Initialization Flowchart
Figure 17.5	Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)
Figure 17.6	Sample Serial Transmission Data Flowchart (Asynchronous Mode).....
Figure 17.7	Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

Figure 17.16	Sample Multiprocessor Serial Transmission Flowchart
Figure 17.17	Sample Multiprocessor Serial Reception Flowchart (1).....
Figure 17.17	Sample Multiprocessor Serial Reception Flowchart (2).....
Figure 17.18	Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit).....
Figure 17.19	Receive Data Sampling Timing in Asynchronous Mode

Section 18 I²C Bus Interface 2 (IIC2)

Figure 18.1	Block Diagram of I ² C Bus Interface 2.....
Figure 18.2	External Circuit Connections of I/O Pins
Figure 18.3	I ² C Bus Formats
Figure 18.4	I ² C Bus Timing.....
Figure 18.5	Master Transmit Mode Operation Timing (1).....
Figure 18.6	Master Transmit Mode Operation Timing (2).....
Figure 18.7	Master Receive Mode Operation Timing (1).....
Figure 18.8	Master Receive Mode Operation Timing (2).....
Figure 18.9	Slave Transmit Mode Operation Timing (1)
Figure 18.10	Slave Transmit Mode Operation Timing (2)
Figure 18.11	Slave Receive Mode Operation Timing (1).....
Figure 18.12	Slave Receive Mode Operation Timing (2).....
Figure 18.13	Clocked Synchronous Serial Transfer Format.....
Figure 18.14	Transmit Mode Operation Timing.....
Figure 18.15	Receive Mode Operation Timing
Figure 18.16	Block Diagram of Noise Canceller.....
Figure 18.17	Sample Flowchart for Master Transmit Mode.....
Figure 18.18	Sample Flowchart for Master Receive Mode
Figure 18.19	Sample Flowchart for Slave Transmit Mode.....
Figure 18.20	Sample Flowchart for Slave Receive Mode
Figure 18.21	Timing of Bit Synchronous Circuit

Figure 20.2	Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit
Figure 20.3	Operational Timing of Power-On Reset Circuit
Figure 20.4	Operational Timing of LVDR Circuit
Figure 20.5	Operational Timing of LVDI Circuit

Section 21 Power Supply Circuit

Figure 21.1	Power Supply Connection when Internal Step-Down Circuit is Used
Figure 21.2	Power Supply Connection when Internal Step-Down Circuit is Not Used

Section 23 Electrical Characteristics

Figure 23.1	System Clock Input Timing
Figure 23.2	$\overline{\text{RES}}$ Low Width Timing
Figure 23.3	Input Timing
Figure 23.4	I ² C Bus Interface Input/Output Timing
Figure 23.5	SCK3 Input Clock Timing
Figure 23.6	SCI Input/Output Timing in Clocked Synchronous Mode
Figure 23.7	Output Load Circuit

Appendix

Figure B.1	Port 1 Block Diagram (P17)
Figure B.2	Port 1 Block Diagram (P16, P14)
Figure B.3	Port 1 Block Diagram (P15)
Figure B.4	Port 1 Block Diagram (P12)
Figure B.5	Port 1 Block Diagram (P11)
Figure B.6	Port 1 Block Diagram (P10)
Figure B.7	Port 2 Block Diagram (P27, P26, P25, P24, P23)
Figure B.8	Port 2 Block Diagram (P22)
Figure B.9	Port 2 Block Diagram (P21)
Figure B.10	Port 2 Block Diagram (P20)
Figure B.11	Port 3 Block Diagram (P37, P36, P35, P34, P33, P32, P31, P30)
Figure B.12	Port5 Block Diagram (P57, P56)

Figure B.24	Port E Block Diagram (PE7, PE6, PE5, PE4, PE3, PE2, PE1, PE0)
Figure B.25	Port F Block Diagram (PF7, PF6, PF5, PF4, PF3, PF2, PF1, PF0)
Figure B.26	Port G Block Diagram (PG7, PG6, PG5)
Figure B.27	Port G Block Diagram (PG4, PG3, PG2, PG1, PG0)
Figure B.28	Port H Block Diagram (PH7, PH6, PH5, PH4)
Figure B.29	Port H Block Diagram (PH3).....
Figure B.30	Port H Block Diagram (PH2).....
Figure B.31	Port H Block Diagram (PH1).....
Figure B.32	Port H Block Diagram (PH0).....
Figure B.33	Port J Block Diagram (PJ1)
Figure B.34	Port J Block Diagram (PJ0)
Figure D.1	FP-100A Package Dimensions
Figure D.2	FP-100U Package Dimensions

Table 2.4	Logic Operations Instructions.....
Table 2.5	Shift Instructions.....
Table 2.6	Bit Manipulation Instructions (1).....
Table 2.6	Bit Manipulation Instructions (2).....
Table 2.7	Branch Instructions.....
Table 2.8	System Control Instructions.....
Table 2.9	Block Data Transfer Instructions.....
Table 2.10	Addressing Modes.....
Table 2.11	Absolute Address Access Ranges.....
Table 2.12	Effective Address Calculation (1).....
Table 2.12	Effective Address Calculation (2).....

Section 3 Exception Handling

Table 3.1	Exception Sources and Vector Address.....
Table 3.2	Interrupt request and ICR.....
Table 3.3	Interrupt Wait States.....

Section 4 Address Break

Table 4.1	Access and Data Bus Used.....
-----------	-------------------------------

Section 5 Clock Pulse Generators

Table 5.1	Crystal Resonator Parameters.....
-----------	-----------------------------------

Section 6 Power-Down Modes

Table 6.1	Operating Frequency and Waiting Time.....
Table 6.2	Transition Mode after SLEEP Instruction Execution and Transition Mode to Interrupt.....
Table 6.3	Internal State in Each Operating Mode.....

Section 7 ROM

Table 7.1	Setting Programming Modes.....
Table 7.2	Boot Mode Operation.....

Table 11.1	Pin Configuration.....
Table 11.2	Timer B1 Operating Modes
Section 12 Timer V	
Table 12.1	Pin Configuration.....
Table 12.2	Clock Signals to Input to TCNTV and Counting Conditions
Section 13 Timer RC	
Table 13.1	Timer RC Functions
Table 13.2	Pin Configuration.....
Table 13.3	Pin Configuration in PWM2 Mode and GR Registers.....
Section 14 Timer RD	
Table 14.1	Timer RD Functions
Table 14.2	Channel Configuration of Timer RD
Table 14.3	Pin Configuration.....
Table 14.4	Initial Output Level of FTIOB0 Pin.....
Table 14.5	Output Pins in Reset Synchronous PWM Mode.....
Table 14.6	Register Settings in Reset Synchronous PWM Mode.....
Table 14.7	Output Pins in Complementary PWM Mode.....
Table 14.8	Register Settings in Complementary PWM Mode.....
Table 14.9	Pin Configuration in PWM3 Mode and GR Registers.....
Table 14.10	Register Combinations in Buffer Operation
Section 16 14-Bit PWM	
Table 16.1	Pin Configuration.....
Section 17 Serial Communication Interface 3 (SCI3)	
Table 17.1	Channel Configuration.....
Table 17.2	Pin Configuration.....
Table 17.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)
Table 17.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

Table 19.1	Pin Configuration
Table 19.2	Analog Input Channels and Corresponding ADDR Registers
Table 19.3	A/D Conversion Time (Single Mode).....

Section 20 Band-Gap Regulator, Power-On Reset (Optional), and Low-Voltage Detection Circuits (Optional)

Table 20.1	LVDCR Settings and Select Functions
------------	---

Section 23 Electrical Characteristics

Table 23.1	Absolute Maximum Ratings
Table 23.2	DC Characteristics (1).....
Table 23.2	DC Characteristics (2).....
Table 23.3	AC Characteristics
Table 23.4	I ² C Bus Interface Timing
Table 23.5	Serial Communication Interface (SCI) Timing.....
Table 23.6	A/D Converter Characteristics
Table 23.7	Watchdog Timer Characteristics.....
Table 23.8	Flash Memory Characteristics
Table 23.9	Power-Supply-Voltage Detection Circuit Characteristics.....
Table 23.10	Power-On Reset Circuit Characteristics.....

Appendix

Table A.1	Instruction Set
Table A.2	Operation Code Map (1)
Table A.2	Operation Code Map (2)
Table A.2	Operation Code Map (3)
Table A.3	Number of Cycles in Each Instruction.....
Table A.4	Number of Cycles in Each Instruction.....
Table A.5	Combinations of Instructions and Addressing Modes

RTC (can be used as a free running counter)

Timer B1 (8-bit timer)

Timer V (8-bit timer)

Timer RC (16-bit timer)

Timer RD (16-bit timer)

14-bit PWM

Watchdog timer

SCI3 (Asynchronous or clock synchronous serial communication interface)

I²C bus interface 2 (conforms to the I²C bus interface format that is advocated by Philips Electronics)

10-bit A/D converter

POR/LVD (Power-on reset and low-voltage detection circuit) (optional)

- On-chip memory

Product Classification	Model				
	Standard Version	On-Chip Power- On Reset and Low-Voltage Detection Circuit Version	ROM	RAM	Re
Flash memory version (F-ZTAT™ version)	H8/36109F HD64F36109	HD64F36109G	128 kbytes	5 kbytes	

Note: F-ZTAT™ is a trademark of Renesas Technology Corp.




Figure 1.1 Internal Block Diagram




Figure 1.2 Pin Assignments (FP-100A)




Figure 1.3 Pin Assignments (FP-100U)

	AVcc	7	4	Input	Analog power supply pin for the A/D converter. When the A/D converter is used, connect this pin to the system power supply.
	AVss	4	1	Input	Analog ground pin for the A/D converter. Connect this pin to the system power supply (0 V).
	VCL	13	10	Input	Internal step-down power supply pin. Connect a capacitor of around 0.1 μF between this pin and the Vss pin for stabilization.
Clock pins	OSC1	18	15	Input	These pins connect with crystal or ceramic resonator for the system clock. OSC1 can be used to input an external oscillator. When using the on-chip oscillator, the system clock can be output from OSC2/CLKOUT pin. See section 5, Clock Pulse Generator for a typical connection.
	OSC2/ CLKOUT	17	14	Output	
	X1	12	9	Input	These pins connect with a 32.768 kHz crystal resonator for the subclock. See section 5, Clock Pulse Generator for a typical connection.
	X2	11	8	Output	
System control	RES	14	11	Input	Reset pin. The pull-up resistor (typically 10 kΩ) is incorporated. When driver chip is reset.
	TEST	15	12	Input	Test pin. Connect this pin to Vss.

Timer V	TMOV	91	88	Output	This is an output pin for waveform generated by the output compare.
	TMCIV	90	87	Input	External event input pin.
	TMRIV	89	86	Input	Counter reset input pin.
	TRGV	73	70	Input	Count start trigger input pin.
Timer RC	FTCI	56	53	Input	External event input pin.
	FTIOA to FTIOD	49 to 52	46 to 49	I/O	Output compare output/input compare input/PWM output pin.
	TRGC	49	46	Input	External trigger input pin.
	$\overline{\text{TRCOI}}$	8	5	Input	Input pin for the timer output enable/disable signal.
Timer RD_0	FTIOA0	40	37	I/O	Output compare output/input compare input/external clock input pin.
	FTIOB0	41	38	I/O	Output compare output/input compare input/PWM output pin.
	FTIOC0	43	40	I/O	Output compare output/input compare input/PWM synchronous output reset or in complementary PWM mode.
	FTIOD0	44	41	I/O	Output compare output/input compare input/PWM output pin.
	FTIOA1	45	42	I/O	Output compare output/input compare input/PWM output pin (at a reset or in complementary PWM mode).
	FTIOB1 to FTIOD1	46 to 48	43 to 45	I/O	Output compare output/input compare input/PWM output pin.
	$\overline{\text{TRDOI_0}}$	9	6	Input	Input pin for the timer output enable/disable signal.

	FTIOA3	36	33	I/O	Output compare output/input capture input/PWM output pin (at a reset complementary PWM mode)
	FTIOB3 to FTIOD3	37 to 39	34 to 36	I/O	Output compare output/input capture input/PWM output pin
	TRDOI_1	10	7	Input	Input pin for the timer output enable/disable signal.
I ² C bus interface 2 (IIC2)	SDA	84	81	I/O	IIC data I/O pin. Can directly drive by NMOS open-drain output. When using this pin, external pull-up resistor required.
	SCL	85	82	I/O	IIC clock I/O pin. Can directly drive by NMOS open-drain output. When using this pin, external pull-up resistor required.
Serial communication interface 3 (SCI3)	TXD, TXD_2, TXD_3	59, 88, 55	56, 85, 52	Output	Transmit data output pin
	RXD, RXD_2, RXD_3	58, 87, 54	55, 84, 51	Input	Receive data input pin
	SCK3, SCK3_2, SCK3_3	57, 86, 53	54, 83, 50	I/O	Clock I/O pin

P17 to P14, P12 to P10	73 to 71, 69, 68, 66, 65	70 to 68, 66, 65, 63, 62	I/O	7-bit I/O port
P27 to P20	64 to 57	61 to 54	I/O	8-bit I/O port
P37 to P30	24 to 31	21 to 28	I/O	8-bit I/O port
P57 to P50	85, 84, 79 to 74	82, 81, 76 to 71	I/O	8-bit I/O port
P77 to P74, P72 to P70	92 to 89, 88 to 86	89 to 86, 85 to 83	I/O	7-bit I/O port
P87 to P85	21 to 23	18 to 20	I/O	3-bit I/O port
PC3 to PC0	83 to 80	80 to 77	I/O	4-bit I/O port
PD7 to PD0	48 to 43, 41, 40	45 to 40, 38, 37	I/O	8-bit I/O port
PE7 to PE0	39 to 32	36 to 29	I/O	8-bit I/O port
PG7 to PG0	10 to 8, 6, 5, 3 to 1	7 to 5, 3, 2, 100 to 98	I/O	8-bit I/O port
PH7 to PH0	52 to 49, 56 to 53	49 to 46, 53 to 50	I/O	8-bit I/O port
PJ1, PJ0	17, 18	14, 15	I/O	2-bit I/O port

- General-register architecture
 - Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit or eight 32-bit registers
- 62 basic instructions
 - 8/16/32-bit data transfer and arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 16-Mbyte address space
- High-speed operation
 - All frequently-used instructions execute in two to four states
 - 8/16/32-bit register-register add/subtract: 2 state
 - 8 × 8-bit register-register multiply: 14 states
 - 16 ÷ 8-bit register-register divide: 14 states
 - 16 × 16-bit register-register multiply: 22 states
 - 32 ÷ 16-bit register-register divide: 22 states






Figure 2.1 Memory Map

ER3	E3	R3H	R3L
ER4	E4	R4H	R4L
ER5	E5	R5H	R5L
ER6	E6	R6H	R6L
ER7	E7	(SP) R7H	R7L

Control Registers (CR)



[Legend]

- | | |
|------------------------------|--------------------|
| SP: Stack pointer | H: Half-carry flag |
| PC: Program counter | U: User bit |
| CCR: Condition-code register | N: Negative flag |
| I: Interrupt mask bit | Z: Zero flag |
| UI: User bit | V: Overflow flag |
| | C: Carry flag |

Figure 2.2 CPU Registers

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the relationship between the stack pointer and the stack area.

2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The increment of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized to the start address is loaded by the vector address generated during reset exception-handling sequence.

2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask (I), half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR by LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.

or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

4	U	Undefined	R/W	User Bit Can be written and read by software using the STC, ANDC, ORC, and XORC instructions.
3	N	Undefined	R/W	Negative Flag Stores the value of the most significant bit of data. Set to 1 if the sign bit is 1, and cleared to 0 otherwise.
2	Z	Undefined	R/W	Zero Flag Set to 1 to indicate zero data, and cleared to 0 otherwise. Set to 1 to indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	C	Undefined	R/W	Carry Flag Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by: <ul style="list-style-type: none"> • Add instructions, to indicate a carry • Subtract instructions, to indicate a borrow • Shift and rotate instructions, to indicate a carry The carry flag is also used as a bit accumulator for bit manipulation instructions.




Figure 2.5 General Register Data Formats (1)

MSB

[Legend]

ERn: General register ER

En: General register E

Rn: General register R

RnH: General register RH

RnL: General register RL

MSB: Most significant bit

LSB: Least significant bit

Figure 2.5 General Register Data Formats (2)




Figure 2.6 Memory Data Formats

Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Logical XOR
→	Move
~	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R8 to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).

Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+,

PUSH	W/L	Rn → @-SP
------	-----	-----------

Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

DEC		Increments or decrements a general register by 1 or 2. (Byte operation can be incremented or decremented by 1 only.)
ADDS SUBS	L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$, $Rd \pm 4 \rightarrow Rd$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA DAS	B	Rd (decimal adjust) $\rightarrow Rd$ Decimal-adjusts an addition or subtraction result in a general register referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 8 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

		Takes the two's complement (arithmetic complement) of data in general register.
EXTU	W/L	Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS	W/L	Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

NOT	B/W/L	$\sim (Rd) \rightarrow (Rd)$ Takes the one's complement (logical complement) of general register contents.
-----	-------	---

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

Table 2.5 Shift Instructions

Instruction	Size*	Function
SHAL	B/W/L	Rd (shift) \rightarrow Rd
SHAR		Performs an arithmetic shift on general register contents.
SHLL	B/W/L	Rd (shift) \rightarrow Rd
SHLR		Performs a logical shift on general register contents.
ROTL	B/W/L	Rd (rotate) \rightarrow Rd
ROTR		Rotates general register contents.
ROTXL	B/W/L	Rd (rotate) \rightarrow Rd
ROTXR		Rotates general register contents through the carry flag.

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

Inverts a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.

BTST	B	$\sim (\text{<bit-No.> of <EAd>}) \rightarrow Z$ Tests a specified bit in a general register or memory operand and stores the result in the Z flag or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge (\text{<bit-No.> of <EAd>}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	B	$C \wedge \sim (\text{<bit-No.> of <EAd>}) \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
BOR	B	$C \vee (\text{<bit-No.> of <EAd>}) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	B	$C \vee \sim (\text{<bit-No.> of <EAd>}) \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

[Legend]

B: Byte

Note: * Refers to the operand size.

		carry flag.
BILD	B	~ (<bit-No.> of <EAd>) → C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.
BST	B	C → (<bit-No.> of <EAd>) Transfers the carry flag value to a specified bit in a general register or memory operand.
BIST	B	~ C → (<bit-No.> of <EAd>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.

[Legend]

B: Byte

Note: * Refers to the operand size.

BCC(BHS)	Carry clear (high or same)	C = 0
BCS(BLO)	Carry set (low)	C = 1
BNE	Not equal	Z = 0
BEQ	Equal	Z = 1
BVC	Overflow clear	V = 0
BVS	Overflow set	V = 1
BPL	Plus	N = 0
BMI	Minus	N = 1
BGE	Greater or equal	$N \oplus V = 0$
BLT	Less than	$N \oplus V = 1$
BGT	Greater than	$Z \vee (N \oplus V) = 0$
BLE	Less or equal	$Z \vee (N \oplus V) = 1$

JMP	—	Branches unconditionally to a specified address.
BSR	—	Branches to a subroutine at a specified address.
JSR	—	Branches to a subroutine at a specified address.
RTS	—	Returns from a subroutine

Note: * Bcc is the general name for conditional branch instructions.

by word access.

ANDC	B	$CCR \wedge \#IMM \rightarrow CCR$ Logically ANDs the CCR with immediate data.
ORC	B	$CCR \vee \#IMM \rightarrow CCR$ Logically ORs the CCR with immediate data.
XORC	B	$CCR \oplus \#IMM \rightarrow CCR$ Logically XORs the CCR with immediate data.
NOP	—	$PC + 2 \rightarrow PC$ Only increments the program counter.

[Legend]

B: Byte

W: Word

Note: * Refers to the operand size.

else next;

Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address located in ER6.

Execution of the next instruction begins as soon as the transfer is completed.

on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

(2) Register Field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 4 bits. Some instructions have two register fields. Some have no register field.

(3) Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A 24-bit address or displacement is treated as a 32-bit data in which the upper 8 bits are 0 (H'00).

(4) Condition Field

Specifies the branching condition of Bcc instructions.




Figure 2.7 Instruction Formats

Bit-manipulation instructions use register direct, register indirect, or the absolute address (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) use register direct, register indirect, or the absolute address (@aa:8) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.10 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

(1) Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and ER0 to ER7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

(2) Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn), the lower 2 bits of which contain the address of the operand on memory.

added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For byte or longword access, the register value should be even.

- Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register number in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

(5) Absolute Address—@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space.

The access ranges of absolute addresses for the group of this LSI are those shown in table 2.11.

Table 2.11 Absolute Address Access Ranges

Absolute Address	Access Range
8 bits (@aa:8)	H'FFFF00 to H'FFFFFF
16 bits (@aa:16)	H'000000 to H'007FFF H'FF8000 to H'FFFFFF
24 bits (@aa:24)	H'000000 to H'FFFFFF

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to $+128$ bytes (-63 to $+64$ words) or -32766 to $+32766$ bytes (-16383 to $+16384$ words) from the branch instruction. The resulting value should be an even number.

(8) Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address in memory indirect mode.

The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 0FFF (H'0000 to H'00FF). Note that the first part of the address range is also the exception vector.






Figure 2.8 Branch Address Specification in Memory Indirect Mode





[Legend]

r, rm, rn : Register field
 op : Operation field
 disp : Displacement
 IMM : Immediate data
 abs : Absolute address

in byte or word size. Figure 2.9 shows the on-chip memory access cycle.




Figure 2.9 On-Chip Memory Access Cycle




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)




Figure 2.11 CPU Operation States

2.8 Usage Notes

2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by ER5, to the address indicated by ER6. Since R4L and ER6 so that the end address of the destination address (value of ER6 + R4 or ER6 + R4L) does not exceed H'FFFFFF (the value of ER6 must not change from H'FFFFFF to H'00000000 during execution).

2.8.3 Bit Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address, or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated.

2. The CPU sets or resets the bit to be manipulated with the bit-manipulation instruction.
3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer register. As a result, bits other than the intended bit in the timer counter may be modified. The modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same Address

PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

- BSET instruction executed instruction

```
BSET    #0,    @PDR5
```

The BSET instruction is executed for port 5.

- After executing BSET instruction

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	0	1	0	0	0	0	0

- Description on operation

1. When the BSET instruction is executed, first the CPU reads port 5.

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level input).

P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR5 value of H'80, but the value read by the CPU is H'40.

2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.
3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction.

Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

- BSET instruction executed

```
BSET    #0,    @RAM0
```

The BSET instruction is executed designating the work area (RAM0).

- After executing BSET instruction

```
MOV.B   @RAM0, R0L
MOV.B   R0L,   @PDR5
```

The work area (RAM0) value is written to PDR5.

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

- BCLR instruction executed

```
BCLR #0, @PCR5
```

The BCLR instruction is executed for PCR5.

- After executing BCLR instruction

	P57	P56	P55	P54	P53	P52	P51
Input/output	Output	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	1	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

- Description on operation

1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F.
2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.

Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

- BCLR instruction executed

```
BCLR #0, @RAM0
```

The BCLR instructions executed for the PCR5 work area (RAM0).

- After executing BCLR instruction

```
MOV.B @RAM0, R0L
MOV.B R0L, @PCR5
```

The work area (RAM0) value is written to PCR5.

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

Exception handling starts when a trap instruction (TRAPA) is executed. A vector address corresponding to a vector number from 0 to 3 which are specified in the instruction is generated. Exception handling can be executed at all times in the program execution regardless of the setting of the I bit in CCR.

- **Interrupts**

External interrupts other than the NMI and internal interrupts other than the address break are masked by the I bit in CCR, and kept pending while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt is requested.

- **Priority level**

The priority levels of interrupt sources other than the NMI and address break can be set for each module by the interrupt control register (ICR).

3.1 Exception Sources and Vector Address

Table 3.1 shows the vector addresses and priority of each exception handling. When more than one interrupt is requested, handling is performed from the interrupt with the highest priority. A priority level can be set for an interrupt source to which a bit in ICR is assigned. When priority level 1 (priority is given) is set for an interrupt source other than the NMI and address break, execution of the exception handling for the interrupt request has priority that for an interrupt request whose source is set to priority level 0.

	Trap instruction #2	10	H'000028 to H'00002B	—
	Trap instruction #3	11	H'00002C to H'00002F	—
Address break	Break conditions satisfied	12	H'000030 to H'000033	—
CPU	Direct transition by executing the SLEEP instruction	13	H'000034 to H'000037	ICRA7
External interrupt pin	IRQ0 Low-voltage detection interrupt*	14	H'000038 to H'00003B	ICRA6
	IRQ1	15	H'00003C to H'00003F	ICRA5
	IRQ2	16	H'000040 to H'000043	ICRA4
	IRQ3	17	H'000044 to H'000047	ICRA3
	WKP	18	H'000048 to H'00004B	ICRA2
RTC	Overflow	19	H'00004C to H'00004F	ICRA1
—	Reserved for system use	20, 21	H'000050 to H'000053	—
Timer V	Compare match A Compare match B Overflow	22	H'000058 to H'00005B	ICRB6
SCI3	Receive data full Transmit data empty Transmit end Receive error	23	H'00005C to H'00005F	ICRB5
IIC2	Transmit data empty Transmit end Receive data full Arbitration lost/overrun error NACK detection Stop condition detected	24	H'000060 to H'000063	ICRB4

SCI3_3	Receive data full Transmit data empty Transmit end Receive error	34	H'000088 to H'00008B	ICRC0
Timer RC	Input capture A/compare match A Input capture B/compare match B Input capture C/compare match C Input capture D/compare match D Overflow	35	H'00008C to H'00008F	ICRC1
A/D converter	A/D conversion end	36	H'000090 to H'000093	ICRC0
Timer RD_0	Compare match/input capture A0 to D0 Overflow	37	H'000094 to H'000097	ICRD7
Timer RD_1	Compare match/input capture A1 to D1 Overflow	38	H'000098 to H'00009B	ICRD6
Timer RD_2	Compare match/input capture A2 to D2 Overflow	39	H'00009C to H'00009F	ICRD5
Timer RD_3	Compare match/input capture A3 to D3 Overflow	40	H'0000A0 to H'0000A3	ICRD4
Clock switching	When the system clock sources are switched from the external-input signal to the internal-generated signal	41	H'0000A4 to H'0000A7	ICRD3

Note: * A low-voltage detection interrupt is available only in the product with an on-chip on reset and low-voltage detection circuit.

- Wakeup interrupt flag register (IWPR)
- Interrupt control registers A to D (ICRA to ICRD)

3.2.1 Interrupt Edge Select Register 1 (IEGR1)

IEGR1 selects the direction of an edge that generates interrupt requests of pins $\overline{\text{NMI}}$ and $\overline{\text{IRQ0}}$.

Bit	Bit Name	Initial Value	R/W	Description
7	NMIEG	0	R/W	NMI Edge Select 0: Falling edge of $\overline{\text{NMI}}$ pin input is detected 1: Rising edge of $\overline{\text{NMI}}$ pin input is detected
6 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	IEG3	0	R/W	IRQ3 Edge Select 0: Falling edge of $\overline{\text{IRQ3}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ3}}$ pin input is detected
2	IEG2	0	R/W	IRQ2 Edge Select 0: Falling edge of $\overline{\text{IRQ2}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ2}}$ pin input is detected
1	IEG1	0	R/W	IRQ1 Edge Select 0: Falling edge of $\overline{\text{IRQ1}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ1}}$ pin input is detected
0	IEG0	0	R/W	IRQ0 Edge Select 0: Falling edge of $\overline{\text{IRQ0}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ0}}$ pin input is detected

4	WPEG4	0	R/W	WKP4 Edge Select 0: Falling edge of $\overline{WKP4}$ pin input is detected 1: Rising edge of $\overline{WKP4}$ pin input is detected
3	WPEG3	0	R/W	WKP3 Edge Select 0: Falling edge of $\overline{WKP3}$ pin input is detected 1: Rising edge of $\overline{WKP3}$ pin input is detected
2	WPEG2	0	R/W	WKP2 Edge Select 0: Falling edge of $\overline{WKP2}$ pin input is detected 1: Rising edge of $\overline{WKP2}$ pin input is detected
1	WPEG1	0	R/W	WKP1 Edge Select 0: Falling edge of $\overline{WKP1}$ pin input is detected 1: Rising edge of $\overline{WKP1}$ pin input is detected
0	WPEG0	0	R/W	WKP0 Edge Select 0: Falling edge of $\overline{WKP0}$ pin input is detected 1: Rising edge of $\overline{WKP0}$ pin input is detected

				enabled.
5	IENWP	0	R/W	Wakeup Interrupt Enable This bit is an enable bit for signals $\overline{WKP5}$ to $\overline{WKP0}$. When this bit is set to 1, an interrupt request is enabled.
4	—	1	—	Reserved This bit is always read as 1.
3	IEN3	0	R/W	IRQ3 Interrupt Enable When this bit is set to 1, an interrupt request of $\overline{IRQ3}$ signal is enabled.
2	IEN2	0	R/W	IRQ2 Interrupt Enable When this bit is set to 1, an interrupt request of $\overline{IRQ2}$ signal is enabled.
1	IEN1	0	R/W	IRQ1 Interrupt Enable When this bit is set to 1, an interrupt request of $\overline{IRQ1}$ signal is enabled.
0	IEN0	0	R/W	IRQ0 Interrupt Enable When this bit is set to 1, an interrupt request of $\overline{IRQ0}$ signal is enabled.

A bit in an interrupt enable register to disable the interrupt or a bit in an interrupt flag register to clear the interrupt request can be cleared while the interrupt is masked ($I = 1$). If the execution of clearing the above bit occurs while the interrupt request occurs at the same time while $I = 0$, the exception handling for the interrupt request is executed after the bit has been cleared.

4 to 0 — All 1 — Reserved

These bits are always read as 1.

A bit in an interrupt enable register to disable the interrupt or a bit in an interrupt flag register can be cleared while the interrupt is masked ($I = 1$). If the execution of clearing the above bit and an interrupt request occurs at the same time while $I = 0$, the exception handling for the interrupt is executed after the bit has been cleared.

3.2.5 Interrupt Flag Register 1 (IRR1)

IRR1 is a status flag register for a direct transition interrupt, an RTC interrupt, and \overline{IRQ} interrupt.

Bit	Bit Name	Initial Value	R/W	Description
7	IRRDT	0	R/W	Direct Transition Interrupt Request Flag [Setting condition] When a direct transition is made by executing SLEEP instruction while the DTON bit in SYS to 1. [Clearing condition] When writing 0

				<p>[Setting condition]</p> <p>When the $\overline{\text{IRQ3}}$ pin is specified as an interrupt the specified edge is detected.</p> <p>[Clearing condition]</p> <p>When writing 0</p>
2	IRRI2	0	R/W	<p>IRQ2 Interrupt Request Flag</p> <p>[Setting condition]</p> <p>When the $\overline{\text{IRQ2}}$ pin is specified as an interrupt the specified edge is detected.</p> <p>[Clearing condition]</p> <p>When writing 0</p>
1	IRRI1	0	R/W	<p>IRQ1 Interrupt Request Flag</p> <p>[Setting condition]</p> <p>When the $\overline{\text{IRQ1}}$ pin is specified as an interrupt the specified edge is detected.</p> <p>[Clearing condition]</p> <p>When writing 0</p>
0	IRRI0	0	R/W	<p>IRQ0 Interrupt Request Flag</p> <p>[Setting condition]</p> <p>When the $\overline{\text{IRQ0}}$ pin is specified as an interrupt the specified edge is detected.</p> <p>[Clearing condition]</p> <p>When writing 0</p>

				When the timer B1 counter overflows [Clearing condition] When writing 0
4 to 0	—	All 1	—	Reserved These bits are always read as 1.

3.2.7 Wakeup Interrupt Flag Register (IWPR)

IWPR is a status flag register for $\overline{WKP5}$ to $\overline{WKP0}$ interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 1	—	Reserved These bits are always read as 1.
5	IWPF5	0	R/W	WKP5 Interrupt Request Flag [Setting condition] When the $\overline{WKP5}$ pin is specified as an interrupt pin and the specified edge is detected [Clearing condition] When writing 0
4	IWPF4	0	R/W	WKP4 Interrupt Request Flag [Setting condition] When $\overline{WKP4}$ pin is specified as an interrupt pin and the specified edge is detected [Clearing condition] When writing 0

When the $\overline{WKP1}$ pin is specified as an interrupt
and the specified edge is detected.

[Clearing condition]

When writing 0

1	IWPF1	0	R/W	WKP1 Interrupt Request Flag
				[Setting condition]
				When the $\overline{WKP1}$ pin is specified as an interrupt and the specified as an edge is detected
				[Clearing condition]
				When writing 0.
0	IWPF0	0	R/W	WKP0 Interrupt Request Flag
				[Setting condition]
				When the $\overline{WKP0}$ pin is specified as an interrupt and the specified edge is detected
				[Clearing condition]
				When writing 0

n = A to D

Note: * The initial values of the reserved bits are also all 0.

Table 3.2 Interrupt request and ICR

Bit	Bit Name	Registers			
		ICRA	ICRB	ICRC	ICRD
7	ICRn7	Direct transition	—	Timer B1	Time
6	ICRn6	IRQ0, Low-voltage detection	Timer V	—	Time
5	ICRn5	IRQ1	SCI3	—	Time
4	ICRn4	IRQ2	IIC2	SCI3_2	Time
3	ICRn3	IRQ3	—	—	Clock switch
2	ICRn2	WKP	—	SCI3_3	—
1	ICRn1	RTC	—	Timer RC	—
0	ICRn0	—	—	A/D converter	—

n = A to D

—: Reserved. These bits are always read as 0.

The reset exception handling sequence is as follows:

1. Set the I bit in the condition code register (CCR) to 1.
2. The CPU generates the vector address for the reset exception handling (from H'00000 H'000003), the data in the address is sent to the program counter (PC) as the start address. program execution starts from the address.

3.4 Interrupt Exception Handling

3.4.1 External Interrupts

As the external interrupts, there are the NMI, IRQ3 to IRQ0, and WKP5 to WKP0 interrupts.

- NMI Interrupt

An NMI interrupt is generated when the edge of the $\overline{\text{NMI}}$ signal is input. The detecting edge can be selected from rising or falling, depending on the setting of the NMIEG bit in IEGR1.

Since the NMI interrupt is given the highest priority level, it can always be accepted regardless of the setting of the I bit in CCR.

- IRQ3 to IRQ0 Interrupts

IRQ3 to IRQ0 interrupts are generated when the edges of the $\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$ signals are input. These four interrupts are given different vector addresses, and the detecting edge of each can be selected from rising or falling, depending on the settings of bits IEG3 to IEG0 in IEGR1.

When the $\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$ pins are specified as an interrupt input by PMR1 and the specified edge is input, the corresponding bit in IRR1 is set to 1, requesting the interrupt to the CPU. These interrupts can be masked by setting bits IEN3 to IEN0 in IENR1.




Figure 3.1 Reset Sequence

3.4.3 Interrupt Handling Sequence

Interrupts are controlled by an interrupt controller.

Interrupt operation is described below.

1. If an NMI or an interrupt with its enable bit set to 1 is generated, an interrupt request is sent to the interrupt controller.
2. When multiple interrupt requests are generated, the interrupt controller requests the interrupt handling with the highest priority level which has been set in ICR to the CPU. Other interrupt requests are held pending. When the priority levels are the same, the interrupt controller requests an interrupt request according to the default priority levels shown in table 3.1.
3. The CPU accepts the NMI and address break regardless of the setting of the I bit. Other interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1, an interrupt request is held pending.
4. If the CPU accepts the interrupt after execution of the current instruction is completed, interrupt exception handling will begin. First, both PC and CCR are pushed onto the stack. The stack status at this time is shown in figure 3.3. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
5. Then, the I bit in CCR is set to 1, masking further interrupts excluding the NMI and address break. Upon return from interrupt handling, the values of I bit and other bits in CCR are restored and returned to the values prior to the start of interrupt exception handling.
6. Next, the CPU generates the vector address corresponding to the accepted interrupt, and transfers the address to PC as a start address of the interrupt handler. Then a program starts executing from the address indicated in PC.




Figure 3.2 Interrupt Acceptance Flowchart

[Legend]

PCE: Bits 23 to 16 of program counter (PC)

PCH: Bits 15 to 8 of program counter (PC)

PCL: Bits 7 to 0 of program counter (PC)

CCR: Condition code register

SP: Stack pointer

- Notes:
1. PC shows the address of the first instruction to be executed upon return from the interrupt handling routine.
 2. Register contents must always be saved and restored by word length, starting from an even-numbered address.

Figure 3.3 Stack Status after Exception Handling




Figure 3.4 Interrupt Sequence

Saving of PC and PCN to stack	1
Vector fetch	4
Instruction fetch	4
Internal processing	4

- Notes: 1. For internal interrupts, the number of states is 1.
2. Not including EEPMOV instruction.

3.5.2 Notes on Stack Area Use

When word data is accessed, the least significant bit of the address is regarded as 0. Access to the stack always takes place in words, so the stack pointer (SP: ER7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save and restore register values.

3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins, $\overline{\text{IRQ0}}$, and $\overline{\text{WKP5}}$ to $\overline{\text{WKP0}}$, the interrupt request flag may be set to 1.

When switching pin functions, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0.

Figure 3.5 shows a port mode register setting and interrupt request flag clearing procedure.





Figure 3.5 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure



[Legend]

BARE, BARH, BARL: Break address register

BDRH, BDRL: Break data register

ABRKCR: Address break control register

ABRKSR: Address break status register

Figure 4.1 Block Diagram of Address Break

ABRKCR sets address break conditions.

Bit	Bit Name	Initial Value	R/W	Description
7	RTINTE	1	R/W	RTE Interrupt Enable When this bit is 0, the interrupt immediately after executing RTE is masked and then one instruction can be executed. When this bit is 1, the interrupt is not masked.
6	CSEL1	0	R/W	Condition Select 1 and 0
5	CSEL0	0	R/W	These bits set address break conditions. 00: Instruction execution cycle 01: CPU data read cycle 10: CPU data write cycle 11: CPU data read/write cycle
4	ACMP2	0	R/W	Address Compare 2 to 0
3	ACMP1	0	R/W	These bits set the comparison condition between the address set in BAR and the internal address bus. 000: Compares 24-bit addresses 001: Compares upper 20-bit addresses 010: Compares upper 16-bit addresses 011: Compares upper 12-bit addresses 1xx: Reserved
2	ACMP0	0	R/W	

[Legend]

x: Don't care.

When an address break is set in the data read cycle or data write cycle, the data bus used depend on the combination of the byte/word access and address. Table 4.1 shows the access data bus used. When an I/O register space with an 8-bit data bus width is accessed in word access, a byte access is generated twice. For details on data widths of each register, see section 22.2.2 Register Addresses (Address Order).

Table 4.1 Access and Data Bus Used

	Word Access		Byte Access	
	Even Address	Odd Address	Even Address	Odd Address
ROM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits
RAM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits
I/O register with 8-bit data bus width	Upper 8 bits	Upper 8 bits	Upper 8 bits	Upper 8 bits
I/O register with 16-bit data bus width	Upper 8 bits	Lower 8 bits	—	—

6	ABIE	0	R/W	Address Break Interrupt Enable When this bit is 1, an address break interrupt is enabled.
5 to 0	—	All 1	—	Reserved These bits are always read as 1.

4.1.3 Break Address Registers E, H, L (BARE, BARH, BARL)

BAR (BARE, BARH, BARL) is a 24-bit readable/writable register that sets the address for generating an address break interrupt. The initial value of this register is H'FFFFFF. When the address break condition to the instruction execution cycle, set the first byte address of instruction.

4.1.4 Break Data Registers H, L (BDRH, BDRL)

BDR (BDRH, BDRL) is a 16-bit readable/writable register that sets the data for generating an address break interrupt. BDRH is compared with the upper 8-bit data bus. BDRL is compared with the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus is used for even and odd addresses in the data transmission. Therefore, comparison data must be set in BDRH for byte access. For word access, the data bus used depends on the address. Refer to section 4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this register is undefined.

When the address break is specified in instruction execution cycle

Register setting

- ABRKCR = H'80
- BAR = H'025A

Program

```
0258  NOP
* 025A  NOP
025C  MOV.W @H'025A,R0
0260  NOP
0262  NOP
:      :
```

Underline indicates the address to be stacked.




Figure 4.2 Address Break Interrupt Operation Example (1)




Figure 4.2 Address Break Interrupt Operation Example (2)




Figure 5.1 Block Diagram of Clock Pulse Generators

The system clock (ϕ) and subclock (ϕ_{SUB}) are basic clocks on which the CPU and on-chip peripheral modules operate. The system clock is divided by a value from 2 to 8192 in prescaler W, and the subclock is divided by a value from 8 to 128 in prescaler W. These divided clocks are supplied to respective on-chip peripheral modules. The on-chip oscillator can generate system clock ϕ_{RC} , which is produced by dividing R_{OSC} by 2, 4, or 8, and the ϕ_{40M} clock supplied to the CPU and timer RD.

- Frequency trimming
The initial frequency of the on-chip oscillator is within the range shown above, so users do not need to trim the frequency. If needed, users can adjust the on-chip oscillator frequency over the full range by rewriting the trimming registers.
- Interrupt can be requested to the CPU when the system clock is changed from the external clock to the on-chip oscillator clock.

5.2 Register Descriptions

Clock oscillators are controlled by the following registers.

- RC control register (RCCR)
- RC trimming data protect register (RCTRMDPR)
- RC trimming data register (RCTRMDR)
- Clock control/status register (CKCSR)

The system clock is generated by dividing this clock. This clock is supplied to timer RC or timer RD (if applicable).

0: 32MHz

1: 40MHz

5	VCLSEL	0	R/W	Power Supply Select for On-Chip Oscillator 0: Selects VBGR 1: Selects VCL When VCL is selected, the accuracy of the on-chip oscillator frequency cannot be guaranteed.
4 to 2	—	All 0	—	Reserved These bits are always read as 0.
1	RCPSC1	1	R/W	Division Ratio Select for On-Chip Oscillator
0	RCPSC0	0	R/W	These bits select the operating clock frequency mode or sleep mode when the on-chip oscillator is selected. The division ratio for dividing R_{osc} changes right after rewriting this bit. These bits can only be written to when the CKSCKCSR is 0. 0X: $R_{osc}/2$ 10: $R_{osc}/4$ 11: $R_{osc}/8$

[Legend]

X: Don't care

0	PRWE	0	R/W	<p>Protect Information Write Enable</p> <p>Bits 5 and 4 can be written to when this bit is set to 1.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> When writing 0 to the WRI bit and writing 1 to the PRWE bit <p>[Clearing conditions]</p> <ul style="list-style-type: none"> Reset When writing 0 to the WRI bit and writing 0 to the PRWE bit
5	LOCKDW	0	R/W	<p>Trimming Data Register Lock Down</p> <p>The RC trimming data register (RCTRMDR) cannot be written to when this bit is set to 1. Once this bit is set to 1, this register cannot be written to until a reset is performed if 0 is written to this bit.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> When writing 0 to the WRI bit and writing 1 to the TRMDRWE bit while the PRWE bit is 1. <p>[Clearing condition]</p> <ul style="list-style-type: none"> Reset

- When writing 0 to the WRI bit and writing 0 to the TRMDRWE bit while the PRWE bit is 1.

3 to 0	—	All 1	—	Reserved
These bits are always read as 1.				

5.2.3 RC Trimming Data Register (RCTRMDR)

RCTRMDR stores the trimming data of the on-chip oscillator frequency.

Bit	Bit Name	Initial Value	R/W	Description
7	TRMD7	(0)*	R/W	Trimming Data
6	TRMD6	(0)*	R/W	The trimming data is loaded to this register right after reset. The read data from these bits is always 0.
5	TRMD5	(0)*	R/W	
4	TRMD4	(0)*	R/W	The on-chip oscillator frequency can be trimmed by rewriting these bits. The frequency of the on-chip oscillator changes right after rewriting these bits.
3	TRMD3	(0)*	R/W	
2	TRMD2	(0)*	R/W	bits are initialized to H'00.
1	TRMD1	(0)*	R/W	Changes in frequency are shown below (bit 7 is the MSB):
0	TRMD0	(0)*	R/W	(Min.) H'80 ← H'FF ← H'00 → H'01 → H'7F (Max.)

Note: * These values are initialized while loading the trimming data.

				0	1	Hi-Z	OSC1 (external clock)
				1	1	OSC2	OSC1
5	—	0	—	Reserved This bit is always read as 0.			
4	OSCSEL	0	R/W	LSI Operating Clock Select This bit selects the system clock of this LSI. 0: Selects the on-chip oscillator clock as the system clock. 1: Selects the external clock as the system clock. [Setting condition] <ul style="list-style-type: none"> When writing 1 while the CKSWIF bit is 0* [Clearing condition] <ul style="list-style-type: none"> When writing 0 Note: * When the on-chip oscillator is in the stop state (the RCTSP bit in RCCR is set to 1), do not write 1 to this bit. When this bit is written to 1, the on-chip oscillator should be in the on state.			
3	CKSWIE	0	R/W	Clock Switch Interrupt Enable Setting this bit to 1 enables the clock switch interrupt request.			
2	CKSWIF	0	R/W	Clock Switch Interrupt Request Flag [Setting condition] <ul style="list-style-type: none"> When the external clock is switched to the on-chip oscillator clock [Clearing condition] <ul style="list-style-type: none"> When writing 0 after reading 1 			

5.3.1 State Transition of System Clock

The system clock of this LSI is generated from the on-chip oscillator clock after a reset. clock sources can be switched from the on-chip oscillator clock to the external clock and versa by the user software.

Figure 5.2 shows the state transition of the system clock.







Figure 5.2 State Transition of System Clock



**Figure 5.3 Flowchart of Clock Switching
(From On-Chip Oscillator Clock to External Clock)**



**Figure 5.4 Flowchart of Clock Switching
(From External Clock to On-Chip Oscillator Clock)**



[Legend]

- ϕ_{osc} : External clock
- ϕ_{RC} : Internal RC clock
- ϕ : System clock
- OSCSEL: Bit 4 in CKCSR
- PHISTOP: System clock stop control signal
- CKSTA: Bit 0 in CKCSR

Note: * The ϕ halt duration is the duration from the timing when the ϕ clock stops to the first rising edge of the ϕ_{osc} clock after seven clock cycles of the ϕ_{RC} clock have elapsed.

Figure 5.5 Timing Chart of Switching from On-Chip Oscillator Clock to External





Figure 5.6 Timing Chart to Switch from External Clock to On-Chip Oscillator



Note: * Comparing the difference between the measured frequency and the desired frequency, individual bits of RCTRMDR are decided from the MSB bit by bit.

Figure 5.7 Example of Trimming Flow for On-Chip Oscillator Frequency

Figure 5.8 Timing Chart of Trimming of On-Chip Oscillator Frequency

The on-chip oscillator frequency is obtained by the expression below. Since the input-c input is sampled at the rate of ϕ_{RC} , the calculated result includes a sampling error of $\pm 1 \phi$ cycle.

$$\phi_{RC} = \frac{(M + \alpha) - M}{t_A} \text{ (MHz)}$$

ϕ_{RC} : Frequency of divided on-chip oscillator clock (MHz)

t_A : Cycle of reference clock (μs)

M: Timer RC counter value




Figure 5.9 Block Diagram of External Oscillator

5.5.1 Connecting Crystal Resonator

Figure 5.10 shows an example of connecting a crystal resonator. An AT-cut parallel-resonant crystal resonator should be used. Figure 5.11 shows the equivalent circuit of a crystal resonator having the characteristics given in table 5.1 should be used.




Figure 5.10 Example of Connection to Crystal Resonator




Figure 5.11 Equivalent Circuit of Crystal Resonator




Figure 5.12 Example of Connection to Ceramic Resonator

5.5.3 External Clock Input Method

To use the external clock, input the external clock on pin OSC1 and leave pin OSC2 open. Figure 5.13 shows an example of connection. The duty cycle of the external clock signal must be 50% to 55%.




Figure 5.13 Example of External Clock Input

Figure 5.14 Block Diagram of Subclock Generator

5.6.1 Connecting 32.768-kHz Crystal Resonator

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz crystal resonator, as shown in figure 5.15. Figure 5.16 shows the equivalent circuit of the 32.768 crystal resonator.




Figure 5.15 Typical Connection to 32.768-kHz Crystal Resonator




Figure 5.16 Equivalent Circuit of 32.768-kHz Crystal Resonator

5.7 Prescaler

5.7.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. The outputs, divided clocks, are used as internal clocks by the on-chip peripheral modules. Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state. In standby and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is reset to H'0000. It cannot be read from or written to by the CPU.

The outputs from prescaler S is shared by the on-chip peripheral modules. The division ratio can be set separately for each on-chip peripheral module. In active mode and sleep mode, the input to prescaler S is a system clock with the division ratio specified by bits MA2 to MA0 of SYSCR2.

5.7.2 Prescaler W

Prescaler W is a 5-bit counter using a 32.768 kHz signal divided by 4 ($\phi_w/4$) as its input clock. The divided output is used for clock time base operation of timer A. Prescaler W is initialized to 0 by a reset, and starts counting on exit from the reset state. Even in standby mode, subsleep mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to X₁ and X₂.

5.8.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors close as possible to pins OSC1 and OSC2. Other signal lines should be routed away from oscillator circuit to prevent induction from interfering with correct oscillation (see figure




Figure 5.18 Example of Incorrect Board Design

frequency can be selected from among ϕ , $\phi/8$, $\phi/16$, $\phi/32$, and $\phi/64$.

- Subactive mode
The CPU and all on-chip peripheral modules operate on the subclock. The subclock can be selected from $\phi w/2$, $\phi w/4$, or $\phi w/8$.
- Sleep mode
The CPU halts. On-chip peripheral modules operate on the system clock.
- Subsleep mode
The CPU halts. On-chip peripheral modules operate on the subclock.
- Standby mode
The CPU and all on-chip peripheral modules halt. When the clock time-base function selected, the RTC operates.
- Module standby function
Independent of the above modes, power consumption can be reduced by halting individual on-chip peripheral modules that are not in use.

- Module standby control register 4 (MSTCR4)
- Serial Mode Control Register (SMCR)

6.1.1 System Control Register 1 (SYSCR1)

SYSCR1, SYSCR2, and SYSCR3 control the power-down modes.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby This bit selects the mode to transit after the execution of the SLEEP instruction. 0: Enters sleep mode or subsleep mode. 1: Enters standby mode. For details, see table 6.2.

on-chip oscillator is used as the system clock after the transition. The relationship between setting and the number of cycles is shown in Figure 10. A clock used for counting the number of cycles is divided regardless of the setting in bits MA2 to MA0 in SYSCR2. When the system clock source after the transition is the external oscillator or on-chip oscillator, the ϕ_{osc} or ϕ_{RC} clock is used for counting, respectively.

These bits also specify the waiting time until the external oscillator settles when system clock source is switched from the on-chip oscillator to the external oscillator by user software. The relationship of waiting times between the above transition and clock source settling is shown below. The number of cycles for external oscillator settling should be specified so that the value multiplied by the external oscillator frequency is 6.5 ms or more. In this case, a clock used for counting the number of cycles is the ϕ_{rc} clock divided by the setting in bits MA2 to MA0 in SYSCR2.

$$Nstby \leq Nwait \leq 2 \times Nstby$$

Nwait: The number of waiting cycles for external oscillator settling

Nstby: The number of waiting cycles when returning from a standby mode

2 to 0

—

All 0

—

Reserved

These bits are always read as 0.

Table 6.1 Operating Frequency and Waiting Time

STS3	Bit Name			Cycle Count for Waiting Time	Operating Frequency						
	STS2	STS1	STS0		20 MHz	16 MHz	10 MHz	8 MHz	4 MHz	2 MHz	1 MHz
x	0	0	0	8,192 cycles	0.4	0.5	0.8	1.0	2.0	4.1	8.1
x	0	0	1	16,384 cycles	0.8	1.0	1.6	2.0	4.1	8.2	16.4
x	0	1	0	32,768 cycles	1.6	2.0	3.3	4.1	8.2	16.4	32.8
x	0	1	1	65,536 cycles	3.3	4.1	6.6	8.2	16.4	32.8	65.5
x	1	0	0	131,072 cycles	6.6	8.2	13.1	16.4	32.8	65.5	131.1
1	1	0	1	1,024 cycles	0.05	0.06	0.10	0.13	0.26	0.51	1.02
1	1	1	0	128 cycles	0.00	0.00	0.01	0.02	0.03	0.06	0.13
1	1	1	1	16 cycles	0.00	0.00	0.00	0.00	0.00	0.00	0.02
0	1	0	1	4,096 cycles	0.20	0.25	0.40	0.51	1.02	2.05	4.01
0	1	1	0	2,048 cycles	0.10	0.13	0.20	0.26	0.51	1.02	2.05
0	1	1	1	512 cycles	0.02	0.03	0.05	0.06	0.13	0.26	0.51

[Legend]

x: Don't care

Note: Time unit is ms.

of a SLEEP instruction, as well as bit SSBY1 and SYSCR1.

For details, see table 6.2.

4	MA2	0	R/W	Active Mode Clock Select 2 to 0	
3	MA1	0	R/W	<p>These bits select the operating clock frequency in active and sleep modes. The operating clock frequency changes to the set frequency after the SLEEP instruction is executed. When the on-chip oscillator is selected as the system clock source, the on-chip oscillator output is further divided.</p> <p>0xx: ϕ_{OSC} or ϕ_{RC}</p> <p>100: $\phi_{OSC}/8$ or $\phi_{RC}/8$</p> <p>101: $\phi_{OSC}/16$ or $\phi_{RC}/16$</p> <p>110: $\phi_{OSC}/32$ or $\phi_{RC}/32$</p> <p>111: $\phi_{OSC}/64$ or $\phi_{RC}/64$</p>	
2	MA0	0	R/W		
1	SA1	0	R/W		Subactive Mode Clock Select 1 and 0
0	SA0	0	R/W		<p>These bits select the operating clock frequency in subactive and subsleep modes. The operating clock frequency changes to the set frequency after the SLEEP instruction is executed.</p> <p>00: $\phi_W/8$</p> <p>01: $\phi_W/4$</p> <p>1x: $\phi_W/2$</p>

[Legend]

x: Don't care.

6 to 0	—	All 1	—	Reserved
--------	---	-------	---	----------

These bits are always read as 0.

6.1.4 Module Standby Control Register 1 (MSTCR1)

MSTCR1 allows the on-chip peripheral modules to enter a standby state in module units.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0.
6	MSTIIC	0	R/W	IIC2 Module Standby IIC2 enters the standby mode when this bit is set to 1.
5	MSTS3	0	R/W	SCI3 Module Standby SCI3 enters the standby mode when this bit is set to 1.
4	—	0	—	Reserved This bit is always read as 0.
3	MSTWD	0	R/W	Watchdog Timer Module Standby Watchdog timer enters the standby mode when this bit is set to 1. When the on-chip oscillator is selected as the watchdog timer clock, the watchdog timer clock is stopped regardless of the setting of this bit.
2	—	0	—	Reserved This bit is always read as 0.

MSTCR2 allows the on-chip peripheral modules to enter a standby state in module units

Bit	Bit Name	Initial Value	R/W	Description
7	MSTS3_2	0	R/W	SCI3_2 Module Standby SCI3_2 enters the standby mode when this bit is set to 1
6	—	0	—	Reserved
5	—	0	—	These bits are always read as 0.
4	MSTTB1	0	R/W	Timer B1 Module Standby Timer B1 enters the standby mode when this bit is set to 1
3 to 1	—	All 0	—	Reserved These bits are always read as 0.
0	MSTPWM	0	R/W	PWM Module Standby PWM enters the standby mode when this bit is set to 1

				A/D converter enters the standby mode when set to 1
5	MSTTRD0	0	R/W	Timer RD_0 Module Standby Timer RD_0 enters the standby mode when the bit is set to 1
4	MSTTRD1	0	R/W	Timer RD_1 Module Standby Timer RD_1 enters the standby mode when the bit is set to 1
3 to 0	—	All 0	—	Reserved These bits are always read as 0.

by an interrupt. Table 6.2 shows the internal states of the LSI in each mode.




Figure 6.1 Mode Transition Diagram

1	X	0*	0	Active mode (direct transition)	—
	X	X	1	Subactive mode (direct transition)	—

[Legend]

X: Don't care.

Note: * When a state transition is performed while SMSEL is 1, timer V, SCI3, SCI3_2 and the A/D converter are reset, and all registers are set to their initial values. these functions after entering active mode, reset the registers.

External interrupts	IRQ3 to IRQ0	Functioning	Functioning	Functioning	Functioning	Functioning
	WKP5 to WKP0	Functioning	Functioning	Functioning	Functioning	Functioning
Peripheral functions	RTC	Functioning	Functioning	Functioning if the timekeeping time-base function is selected, and retained if n		
	Timer V	Functioning	Functioning	Reset	Reset	Res
	Watchdog timer	Functioning	Functioning	Retained (functioning if the internal clock selected as a count clock*)		
	SCI3, SCI3_2, SCI3_3	Functioning	Functioning	Reset	Reset	Res
	IIC2	Functioning	Functioning	Retained*	Retained	Ret
	Timer B1	Functioning	Functioning	Retained*	Retained	Ret
	Timer RD	Functioning	Functioning	Retained (the counter is incremented by a subclock if the internal clock ϕ is selected as a count clock*)		
	Timer RC	Functioning	Functioning			
	14-bit PWM	Functioning	Functioning	Retained*	Retained	Ret
A/D converter	Functioning	Functioning	Reset	Reset	Res	

Note: * Registers can be read or written in subactive mode.

6.2.2 Standby Mode

In standby mode, the system clock oscillator stops, so the CPU and on-chip peripheral modules stop functioning. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. I/O ports go to the high-impedance state.

The standby mode is cleared by an interrupt. When an interrupt is requested, the system clock oscillator starts. After the time set in bits STS2 to STS0 in SYSCR1 and bit STS3 in SYSCR2 has elapsed, the standby mode is lifted and the interrupt exception handling starts. The standby mode is not lifted if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register.

When the $\overline{\text{RES}}$ signal goes low, the on-chip oscillator starts oscillation. Since clock signals are supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the $\overline{\text{RES}}$ signal must be kept low over a given time. After the given time, the CPU starts the reset exception handling when the $\overline{\text{RES}}$ signal is driven high.

according to the LSON bit in SYSCR2 is 0. After the time set in bits STS2 to STS0 in SYSCR2 and bit STS3 in SYSCR has elapsed, a transition is made to active mode.

When the $\overline{\text{RES}}$ signal goes low, the on-chip oscillator starts oscillation. Since clock signal is supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the $\overline{\text{RES}}$ signal is kept low over a given time. After the given time, the CPU starts the reset exception handler when the $\overline{\text{RES}}$ signal is driven high.

6.2.4 Subactive Mode

The operating frequency in subactive mode is selected from $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$ by the SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency changes to the frequency which is set before the execution.

When the SLEEP instruction is executed in subactive mode, a transition to sleep mode, standby mode, active mode, or subactive mode is made, depending on the combination of bits in SYSCR1 and SYSCR2.

When the $\overline{\text{RES}}$ signal goes low, the on-chip oscillator starts oscillation. Since clock signal is supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the $\overline{\text{RES}}$ signal is kept low over a given time. After the given time, the CPU starts the reset exception handler when the $\overline{\text{RES}}$ signal is driven high.

6.3 Operating Frequency in Active Mode

This LSI operates in active mode at the frequency specified by bits MA2, MA1, and MA0 in SYSCR2. The operating frequency changes to the set frequency after the SLEEP instruction execution.

by means of an interrupt.

6.4.1 Direct Transition from Active Mode to Subactive Mode

The time from the start of the SLEEP instruction execution to the end of the interrupt exception handling (the direct transition time) is calculated by equation (1).

Direct transition time = {(number of SLEEP instruction execution cycles) + (number of interrupt exception handling cycles)} × (tcyc before transition) + (number of interrupt exception handling cycles) × (tsubcyc after transition) ... (1)

Example 1: Case when the CPU operating clock changes from ϕ_{osc} to $\phi_w/8$

$$\text{Direct transition time} = (2 + 1) \times t_{osc} + 16 \times 8 t_w = 3 t_{osc} + 128 t_w$$

Example 2: Case when the system clock source is $Rosc/4$ and the division ratio is 16; the operating clock changes from $\phi/16$ to $\phi_w/2$

$$\text{Direct transition time} = (2 + 1) \times 4 t_{ROSC} \times 16 + 16 \times 2 t_w = 192 t_{ROSC} + 32 t_w$$

[Legend]

t_{osc} :	OSC clock cycle time
t_{ROSC} :	Period of oscillation of the on-chip oscillator
t_w :	Watch clock cycle time
t_{cyc} :	System clock (ϕ) cycle time
t_{subcyc} :	Subclock (ϕ_{SUB}) cycle time

$$\text{Direct transition time} = (2 + 1) \times 8 t_w + (32768 + 16) \times t_{\text{osc}} = 24 t_w + 32784 t_{\text{osc}}$$

Example 2: Case when the CPU operating clock changes from $\phi_w/4$ to $\text{Rosc}/2$, and a wait of 4096 cycles is set

$$\text{Direct transition time} = (2 + 1) \times 4 t_w + (4096 + 16) \times t_{\text{rosc}} = 12 t_w + 8224 t_{\text{osc}}$$

[Legend]

- t_{osc} : OSC clock cycle time
- t_{rosc} : Period of oscillation of the on-chip oscillator
- t_w : Watch clock cycle time
- tcyc: System clock (ϕ) cycle time
- tsubcyc: Subclock (ϕ_{SUB}) cycle time

6.5 Module Standby Function

The module-standby function can be set to any peripheral module. In the module standby mode, the clock supply to modules stops to enter the power-down mode. Setting a bit in MSTCR1, MSTCR2, MSTCR4, or SMCR that corresponds to each module to 1 enables each on-chip peripheral module to enter the module standby state and the module standby state is cancelled by clearing the bit to 0.

- The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
 - On-board programming/erasing can be done in boot mode, in which the boot program into the chip is started to erase or program of the entire flash memory. In normal programming mode, individual blocks can be erased or programmed.
- Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
 - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to the transfer bit rate of the host.
- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing.
- Power-down mode
 - Operation of the power supply circuit can be partly halted in subactive mode. As a result, flash memory can be read with low power consumption.

Erasing unit: 1 kbyte	H'000000	H'000001	H'000002	← Programming unit: 128 bytes →	H'00007F
	H'000380	H'000381	H'000382		H'0003FF
Erasing unit: 1 kbyte	H'000400	H'000401	H'000402	← Programming unit: 128 bytes →	H'00047F
	H'000780	H'000781	H'000782		H'0007FF
Erasing unit: 1 kbyte	H'000800	H'000801	H'000802	← Programming unit: 128 bytes →	H'00087F
	H'000B80	H'000B81	H'000B82		H'000BFF
Erasing unit: 1 kbyte	H'000C00	H'000C01	H'000C02	← Programming unit: 128 bytes →	H'000C7F
	H'000F80	H'000F81	H'000F82		H'000FFF
Erasing unit: 28 kbytes	H'001000	H'001001	H'001002	← Programming unit: 128 bytes →	H'00107F
	H'007F80	H'007F81	H'007F82		H'007FFF
Erasing unit: 32 kbytes	H'008000	H'008001	H'008002	← Programming unit: 128 bytes →	H'00807F
	H'00FF80	H'00FF81	H'00FF82		H'00FFFF
Erasing unit: 32 kbytes	H'010000	H'010001	H'010002	← Programming unit: 128 bytes →	H'01007F
	H'017F80	H'017F81	H'017F82		H'017FFF
Erasing unit: 32 kbytes	H'018000	H'018001	H'018002	← Programming unit: 128 bytes →	H'01807F
	H'01FF80	H'01FF81	H'01FF82		H'01FFFF

Figure 7.1 Block Configuration of Flash Memory

7.2.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to programming mode, programming mode, erasing mode, or erase-verify mode. For details on register setting, refer to section Flash Memory Programming/Erasing.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0.
6	SWE	0	R/W	Software Write Enable When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 register bits and bits cannot be set.
5	ESU	0	R/W	Erasure Setup When this bit is set to 1, the flash memory changes to the erasure setup state. When it is cleared to 0, the erasure setup state is cancelled. Set this bit to 1 before setting the E bit to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup When this bit is set to 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P bit in FLMCR1.
3	EV	0	R/W	Erase-Verify When this bit is set to 1, the flash memory changes to the erase-verify mode. When it is cleared to 0, the erase-verify mode is cancelled.

When this bit is set to 1 while SWE=1 and PSU flash memory changes to programming mode. is cleared to 0, programming mode is cancelled.

7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash Memory Error Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the protection state. See section 7.5.3, Error Protection, for details.
6 to 0	—	All 0	—	Reserved These bits are always read as 0.

				H'017FFF will be erased.
5	EB5	0	R/W	When this bit is set to 1, 32 kbytes of H'008000 H'00FFFF will be erased.
4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'001000 H'007FFF will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'000C00 H'000FFF will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'000800 H'000BFF will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'000400 H'0007FF will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'000000 H'0003FF will be erased.

When this bit is 0 and a transition is made to subactive mode, the flash memory enters the power-down mode. When this bit is 1, the flash memory remains in normal mode even after a transition is made to subactive mode.

6 to 0	—	All 0	—	Reserved
These bits are always read as 0.				

7.2.5 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers FLMCR1, FLMCR2, EBR1, and FLPWCR.

Bit	Bit Name	Initial Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable Flash memory control registers can be accessed when this bit is set to 1. Flash memory control registers cannot be accessed when this bit is set to 0.
6	—	0	R/W	Reserved This bit can be read from or written to, but should be set to 1.
5 to 0	—	All 0	—	Reserved These bits are always read as 0.

via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible reprogramming/erasing can no longer be done in user programming mode. In user programming mode, individual blocks can be erased and programmed by branching to the user programming/erasure control program prepared by the user.

Table 7.1 Setting Programming Modes

TEST	$\overline{\text{NMI}}$	P85	PC0	PC1	PC2	LSI State after Reset End
0	1	X	X	X	X	User Mode
0	0	1	X	X	X	Boot Mode
1	X	X	0	0	0	Programmer Mode

[Legend]

X : Don't care.


7.3.1 Boot Mode

Table 7.2 shows the boot mode operations between reset end and branching to the programming control program.

1. When boot mode is used, the flash memory programming control program must be prepared on the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity.

the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer and system clock frequency of this LSI within the ranges listed in table 7.3.

5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area from 0x00000000 to 0xFFFFEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
6. Before branching to the programming control program, the chip terminates transfer of data by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transferring program data or verify data with the host. The TxD pin is high (PCR22 = 1, P22 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, wait for at least 20 states, and then setting the TEST pin and $\overline{\text{NMI}}$ pin. Boot mode is also cleared if a WDT overflow occurs.
8. Do not change the TEST pin and $\overline{\text{NMI}}$ pin input levels in boot mode.



On-board programming/erasing of an individual flash memory block can also be performed in user programming mode by branching to a user programming/erasure control program. The user programming/erasure control program sets branching conditions and provides on-board means of supplying programming data. The user programming/erasure control program must be stored in the flash memory. The flash memory must contain the user programming/erasure control program or a program that provides the user programming/erasure control program from external memory. As the flash memory cannot be read during programming/erasing, transfer the user programming/erasure control program to on-chip RAM, as in boot mode. Figure 7.2 shows a sample procedure for programming/erasing in user programming mode. Prepare a user programming/erasure control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.





Figure 7.2 Programming/Erasing Flowchart Example in User Programming Mode

7.4.1 Programming/Program-Verify

When writing data or programs to the flash memory, the programming/program-verify flowchart shown in figure 7.3 should be followed. Performing programming operations according to the flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to extra addresses.
3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128-byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 7.4, and additional programming data computation according to table 7.5.
4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area and additional-programming data area to the flash memory. The program address and 128 bytes of data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows the allowable programming times.
6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway. An overflow cycle of approximately 6.6 ms is allowed.
7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 8 bits are B'00. Verify data can be read in words or in longwords from the address to which the dummy write was performed.



Note: * The RTS instruction must not be used during the following 1. and 2. periods.
 1. A period between 128-byte data programming to flash memory and the P bit clearing
 2. A period between dummy writing of H'FF to a verify address and verify data reading

Figure 7.3 Programming/Program-Verify Flowchart

Reprogramming Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program
0	1	1	No additional progr
1	0	1	No additional progr
1	1	1	No additional progr

Table 7.6 Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	—	


Note: Time shown in μ s.

- overflow cycle of approximately 19.8 ms is allowed.
5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose low 8 bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.
 6. If the read data is not erased successfully, set erasing mode again, and repeat the erase/verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

7.4.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the NMI interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.



Note: * The RTS instruction must not be used during a period between dummy writing of H'FF to a verify address and verify data.

Figure 7.4 Erasure/Erase-Verify Flowchart

and erase block register 1 (EBR1) are initialized. In a reset via the $\overline{\text{RES}}$ pin, the reset state is entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the event of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the Absolute Maximum Ratings section of the Characteristics section.

7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the PGM bit in FLMCR1 does not cause a transition to programming mode or erasing mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.

7.5.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the programming/erasing algorithm, and the programming/erasing operation is forcibly aborted. Aborting the programming/erasing operation prevents damage to the flash memory due to overprogramming/overerasing.

When the following errors are detected during programming/erasing of flash memory, the error protection bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

7.7 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

- Normal operating mode
The flash memory can be read and written to at high speed.
- Power-down operating mode
The power supply circuit of flash memory can be partly halted. As a result, flash memory can be read with low power consumption.
- Standby mode
All flash memory circuits are halted.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode by setting the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize operation of the power supply that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 and bit STS3 in SYSCR3 must be set so that the waiting time is one or more, even when the external clock is being used.

For functions in each port, see appendix B.1, I/O Port Block Diagrams. For the execution manipulation instructions to the port control register and port data register, see section 2 Manipulation Instruction.

9.1 Port 1

Port 1 is a general I/O port also functioning as IRQ interrupt input pins, an RTC output pin, bit PWM output pin, a timer B1 input pin, and a timer V input pin. Figure 9.1 shows its configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)

				0: General I/O port 1: $\overline{\text{IRQ2}}$ input pin
5	IRQ1	0	R/W	Selects the function of pin P15/ $\overline{\text{IRQ1}}$ /TMIB1. 0: General I/O port 1: $\overline{\text{IRQ1}}$ /TMIB1 input pin
4	IRQ0	0	R/W	Selects the function of pin P14/ $\overline{\text{IRQ0}}$. 0: General I/O port 1: $\overline{\text{IRQ0}}$ input pin
3	TXD2	0	R/W	Selects the function of pin P72/TXD_2. 0: General I/O port 1: TXD_2 output pin
2	PWM	0	R/W	Selects the function of pin P11/PWM. 0: General I/O port 1: PWM output pin
1	TXD	0	R/W	Selects the function of pin P22/TXD. 0: General I/O port 1: TXD output pin
0	TMOW	0	R/W	Selects the function of pin P10/TMOW. 0: General I/O port 1: TMOW output pin

3	—	—	—
2	PCR12	0	W
1	PCR11	0	W
0	PCR10	0	W

9.1.3 Port Data Register 1 (PDR1)

PDR1 is a general I/O port data register of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	P17	0	R/W	PDR1 stores output data for port 1 pins.
6	P16	0	R/W	If PDR1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read. If PDR1 is read while PCR1 bits are cleared to 0, the pin states are read regardless of the value stored in PDR1.
5	P15	0	R/W	
4	P14	0	R/W	
3	—	1	—	Bit 3 is a reserved bit. This bit is always read as 1.
2	P12	0	R/W	
1	P11	0	R/W	
0	P10	0	R/W	

3	—	1	—
2	PUCR12	0	R/W
1	PUCR11	0	R/W
0	PUCR10	0	R/W

9.1.5 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P17/ $\overline{\text{IRQ3}}$ /TRGV pin

Register	PMR1	PCR1	
Bit Name	IRQ3	PCR17	Pin Function
Setting value	0	0	P17 input pin
		1	P17 output pin
	1	X	$\overline{\text{IRQ3}}$ input/TRGV input pin

[Legend] X: Don't care.

Register	PMR1	PCR1	
Bit Name	IRQ1	PCR15	Pin Function
Setting value	0	0	P15 input pin
		1	P15 output pin
	1	X	$\overline{\text{IRQ1}}$ input/TMIB1 input pin

[Legend] X: Don't care.

- P14/ $\overline{\text{IRQ0}}$ pin

Register	PMR1	PCR1	
Bit Name	IRQ0	PCR14	Pin Function
Setting value	0	0	P14 input pin
		1	P14 output pin
	1	X	$\overline{\text{IRQ0}}$ input pin

[Legend] X: Don't care.

- P12 pin

Register	PCR1	
Bit Name	PCR12	Pin Function
Setting value	0	P12 input pin
	1	P12 output pin

Register	PMR1	PCR1	
Bit Name	TMOW	PCR10	Pin Function
Setting value	0	0	P10 input pin
		1	P10 output pin
	1	X	TMOW output pin

[Legend] X: Don't care.

Figure 9.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)
- Port mode register 3 (PMR3)

9.2.1 Port Control Register 2 (PCR2)

PCR2 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 2.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR27	0	W	When each of the port 2 pins P24 to P20 function as a general I/O port, setting a PCR2 bit to 1 makes the corresponding pin an output port, while clearing it to 0 makes the pin an input port.
6	PCR26	0	W	
5	PCR25	0	W	
4	PCR24	0	W	
3	PCR23	0	W	
2	PCR22	0	W	
1	PCR21	0	W	
0	PCR20	0	W	

3	P23	0	R/W
2	P22	0	R/W
1	P21	0	R/W
0	P20	0	R/W

9.2.3 Port Mode Register 3 (PMR3)

PMR3 selects the CMOS output or NMOS open-drain output for port 2.

Bit	Bit Name	Initial Value	R/W	Description
7	POF27	0	R/W	When the bit is set to 1, the corresponding pin is driven by PMOS and it functions as the NMOS open-drain output. When cleared to 0, the pin functions as CMOS output.
6	POF26	0	R/W	
5	POF25	0	R/W	
4	POF24	0	R/W	
3	POF23	0	R/W	
2 to 0	—	All 1	—	Reserved These bits are always read as 1.

- P26 pin

Register	PCR2	
Bit Name	PCR26	Pin Function
Setting Value	0	P26 input pin
	1	P26 output pin

- P25 pin

Register	PCR2	
Bit Name	PCR25	Pin Function
Setting Value	0	P25 input pin
	1	P25 output pin

- P24 pin

Register	PCR2	
Bit Name	PCR24	Pin Function
Setting Value	0	P24 input pin
	1	P24 output pin

Bit Name	TXD	PCR22	Pin Function
Setting Value	0	0	P22 input pin
		1	P22 output pin
	1	X	TXD output pin

[Legend] X: Don't care.

- P21/RXD pin

Register	SCR3	PCR2	
Bit Name	RE	PCR21	Pin Function
Setting Value	0	0	P21 input pin
		1	P21 output pin
	1	X	RXD input pin

[Legend] X: Don't care.

- P20/SCK3 pin

Register	SCR3	SMR	PCR2		
Bit Name	CKE1	CKE0	COM	PCR20	Pin Function
Setting Value	0	0	0	0	P20 input pin
				1	P20 output pin
	0	0	1	X	SCK3 output pin
	0	1	X	X	SCK3 output pin
	1	X	X	X	SCK3 input pin

[Legend] X: Don't care.

Figure 9.3 Port 3 Pin Configuration

Port 3 has the following registers.

- Port control register 3 (PCR3)
- Port data register 3 (PDR3)

9.3.1 Port Control Register 3 (PCR3)

PCR3 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR37	0	W	Setting a PCR3 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes it an input port.
6	PCR36	0	W	
5	PCR35	0	W	
4	PCR34	0	W	
3	PCR33	0	W	
2	PCR32	0	W	
1	PCR31	0	W	
0	PCR30	0	W	

3	P33	0	R/W
2	P32	0	R/W
1	P31	0	R/W
0	P30	0	R/W

9.3.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P37 pin

Register	PCR3	
Bit Name	PCR37	Pin Function
Setting Value	0	P37 input pin
	1	P37 output pin

- P36 pin

Register	PCR3	
Bit Name	PCR36	Pin Function
Setting Value	0	P36 input pin
	1	P36 output pin

Bit Name	PCR34	Pin Function
Setting Value	0	P34 input pin
	1	P34 output pin

- P33 pin

Register	PCR3	
Bit Name	PCR33	Pin Function
Setting Value	0	P33 input pin
	1	P33 output pin

- P32 pin

Register	PCR3	
Bit Name	PCR32	Pin Function
Setting Value	0	P32 input pin
	1	P32 output pin

- P31 pin

Register	PCR3	
Bit Name	PCR31	Pin Function
Setting Value	0	P31 input pin
	1	P31 output pin

input pin. Each pin of port 5 is shown in figure 9.4. The register setting of the I²C bus into priority for functions of the pins P57/SCL and P56/SDA. Since the output buffer for pins P57 has the NMOS push-pull structure, it differs from an output buffer with the CMOS structure in the high-level output characteristics (see section 23, Electrical Characteristics).




Figure 9.4 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)

				0: General I/O port 1: $\overline{\text{WKP5}}$ input pin
4	WKP4	0	R/W	Selects the function of pin P54/ $\overline{\text{WKP4}}$. 0: General I/O port 1: $\overline{\text{WKP4}}$ input pin
3	WKP3	0	R/W	Selects the function of pin P53/ $\overline{\text{WKP3}}$. 0: General I/O port 1: $\overline{\text{WKP3}}$ input pin
2	WKP2	0	R/W	Selects the function of pin P52/ $\overline{\text{WKP2}}$. 0: General I/O port 1: $\overline{\text{WKP2}}$ input pin
1	WKP1	0	R/W	Selects the function of pin P51/ $\overline{\text{WKP1}}$. 0: General I/O port 1: $\overline{\text{WKP1}}$ input pin
0	WKP0	0	R/W	Selects the function of pin P50/ $\overline{\text{WKP0}}$. 0: General I/O port 1: $\overline{\text{WKP0}}$ input pin

3	PCR53	0	W
2	PCR52	0	W
1	PCR51	0	W
0	PCR50	0	W

9.4.3 Port Data Register 5 (PDR5)

PDR5 is a general I/O port data register of port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	P57	0	R/W	PDR5 stores output data for port 5 pins.
6	P56	0	R/W	If PDR5 is read while PCR5 bits are set to 1, the values stored in PDR5 are read. If PDR5 is read while PCR5 bits are cleared to 0, the pin states are read regardless of the value stored in PDR5.
5	P55	0	R/W	
4	P54	0	R/W	
3	P53	0	R/W	
2	P52	0	R/W	
1	P51	0	R/W	
0	P50	0	R/W	

3	PUCR53	0	R/W	state when these bits are cleared to 0.
2	PUCR52	0	R/W	
1	PUCR51	0	R/W	
0	PUCR50	0	R/W	

9.4.5 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P57/SCL pin

Register	ICCR1	PCR5	
Bit Name	ICE	PCR57	Pin Function
Setting Value	0	0	P57 input pin
		1	P57 output pin
	1	X	SCL I/O pin

[Legend] X: Don't care.

SCL performs the NMOS open-drain output, that enables a direct bus drive.

- P55/ $\overline{\text{WKP5}}$ pin

Register	PMR5	PCR5	
Bit Name	WKP5	PCR55	Pin Function
Setting Value	0	0	P55 input pin
		1	P55 output pin
	1	X	$\overline{\text{WKP5}}$ input pin

[Legend] X: Don't care.

- P54/ $\overline{\text{WKP4}}$ pin

Register	PMR5	PCR5	
Bit Name	WKP4	PCR54	Pin Function
Setting Value	0	0	P54 input pin
		1	P54 output pin
	1	X	$\overline{\text{WKP4}}$ input pin

[Legend] X: Don't care.

Register	PMR5	PCR5	
Bit Name	WKP2	PCR52	Pin Function
Setting Value	0	0	P52 input pin
		1	P52 output pin
	1	X	$\overline{WKP2}$ input pin

[Legend] X: Don't care.

- P51/ $\overline{WKP1}$ pin

Register	PMR5	PCR5	
Bit Name	WKP1	PCR51	Pin Function
Setting Value	0	0	P51 input pin
		1	P51 output pin
	1	X	$\overline{WKP1}$ input pin

[Legend] X: Don't care.

- P50/ $\overline{WKP0}$ pin

Register	PMR5	PCR5	
Bit Name	WKP0	PCR50	Pin Function
Setting Value	0	0	P50 input pin
		1	P50 output pin
	1	X	$\overline{WKP0}$ input pin

[Legend] X: Don't care.

Figure 9.5 Port 7 Pin Configuration

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)

9.5.1 Port Control Register 7 (PCR7)

PCR7 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR77	0	W	When each of the port 7 pins P77 to P74 and P70 functions as a general I/O port, setting a bit to 1 makes the corresponding pin an output port and clearing the bit to 0 makes the pin an input port. Bit 3 is a reserved bit.
6	PCR76	0	W	
5	PCR75	0	W	
4	PCR74	0	W	
3	—	—	—	
2	PCR72	0	W	
1	PCR71	0	W	
0	PCR70	0	W	

3	—	1	—	Bit 3 is a reserved bit. This bit is always read
2	P72	0	R/W	
1	P71	0	R/W	
0	P70	0	R/W	

9.5.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P77 pin

Register	PCR7	
Bit Name	PCR77	Pin Function
Setting Value	0	P77 input pin
	1	P77 output pin

- P76/TMOV pin

Register	TCSR.V	PCR7	
Bit Name	OS3 to OS0	PCR76	Pin Function
Setting Value	0000	0	P76 input pin
		1	P76 output pin
	Other than above	X	TMOV output pin

[Legend] X: Don't care.

Bit Name	PCR74	Pin Function
Setting Value	0	P74 input/TMRIV input pin
	1	P74 output/TMRIV input pin

- P72/TXD_2 pin

Register	PMR1	PCR7	
Bit Name	TXD2	PCR72	Pin Function
Setting Value	0	0	P72 input pin
		1	P72 output pin
	1	X	TXD_2 output pin

[Legend] X: Don't care.

- P71/RXD_2 pin

Register	SCR3_2	PCR7	
Bit Name	RE	PCR71	Pin Function
Setting Value	0	0	P71 input pin
		1	P71 output pin
	1	X	RXD_2 input pin

[Legend] X: Don't care.

9.6 Port 8

Port 8 is a general I/O port. Each pin of port 8 is shown in figure 9.6.




Figure 9.6 Port 8 Pin Configuration

Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

9.6.1 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR87	0	W	When each of the port 8 pins P87 to P80 function as a general I/O port, setting a PCR8 bit to 1 makes the corresponding pin an output port, while clearing it to 0 makes the pin an input port.
6	PCR86	0	W	
5	PCR85	0	W	
4 to 0	—	—	—	Reserved

9.6.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P87 pin

Register	PCR8	
Bit Name	PCR87	Pin Function
Setting Value	0	P87 input pin
	1	P87 output pin

- P86 pin

Register	PCR8	
Bit Name	PCR86	Pin Function
Setting Value	0	P86 input pin
	1	P86 output pin




Figure 9.7 Port C Pin Configuration

Port C has the following registers.

- Port control register C (PCRC)
- Port data register C (PDRC)

9.7.1 Port Control Register C (PCRC)

PCRC selects inputs/outputs in bit units for pins to be used as general I/O ports of port C.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	—	—	Reserved
3	PCRC3	0	W	Setting a PCR9 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes it an input port.
2	PCRC2	0	W	
1	PCRC1	0	W	
0	PCRC0	0	W	

1	PC1	0	R/W	values stored in PDRC are read. If PDRC is re
0	PC0	0	R/W	PCRC bits are cleared to 0, the pin states are r regardless of the value stored in PDRC.

9.7.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- PC3 pin

Register	PCRC	
Bit Name	PCRC3	Pin Function
Setting Value	0	PC3 input pin
	1	PC3 output pin

- PC2 pin

Register	PCRC	
Bit Name	PCRC2	Pin Function
Setting Value	0	PC2 input pin
	1	PC2 output pin

Bit Name	PCRC0	Pin Function
Setting Value	0	PC0 input pin
	1	PC0 output pin

9.8 Port D

Port D is a general I/O port also functioning as timer RD_0 I/O pins. Each pin of port D is shown in figure 9.8. The setting for the timer RD_0 function has priority over those for other functions.




Figure 9.8 Port D Pin Configuration

Port D has the following registers.

- Port control register D (PCRD)
- Port data register D (PDRD)

3	PCRD3	0	W
2	PCRD2	0	W
1	PCRD1	0	W
0	PCRD0	0	W

9.8.2 Port Data Register D (PDRD)

PDRD is a general I/O port data register of port D.

Bit	Bit Name	Initial Value	R/W	Description
7	PD7	0	R/W	PDRD stores output data for port D pins.
6	PD6	0	R/W	If PDRD is read while PCRD bits are set to 1, the values stored in PDRD are read. If PDRD is read while PCRD bits are cleared to 0, the pin states are read regardless of the value stored in PDRD.
5	PD5	0	R/W	
4	PD4	0	R/W	
3	PD3	0	R/W	
2	PD2	0	R/W	
1	PD1	0	R/W	
0	PD0	0	R/W	

Value

					1	input pin
					1	PD7 outp
0	00	0	X	XXXX	0	PD7 inpu input pin
					1	PD7 outp
		1	1	XXXX	X	FTIOD1
			0	0XXX	0	PD7 inpu input pin
					1	PD7 outp
				101X or 1001	X	FTIOD1
				11XX or 1000	0	PD7 inpu input pin
					1	PD7 outp
	Other than 00	X	X	XXXX	X	FTIOD1

[Legend] X: Don't care.

				1	input pin
					PD6 output
1	1	XXXX	X		FTIOC1 ou
	0	0XXX	0		PD6 input/F
					input pin
				1	PD6 output
		101X or 1001	X		FTIOC1 ou
		11XX or 1000	0		PD6 input/F
					input pin
				1	PD6 output
Other than 00	X	XXXX	X		FTIOC1 ou

[Legend] X: Don't care.

			1	PD5 outp
1	1	XXX	X	FTIOB1
	0	01X or 001	X	FTIOB1
		1XX or 000	0	PD5 inpu input pin
			1	PD5 outp
Other than 00	X	X	XXX	X
				FTIOB1

[Legend] X: Don't care.

			1	PD4 output
1		01X or 001	X	FTIOA1 output
		1XX or 000	0	PD4 input input pin
			1	PD4 output
Other than 00	X	XXX	X	FTIOA1 output

[Legend] X: Don't care.

			1	PD3 outp	
1	1	XXXX	X	FTIOD0	
	0	0XXX	0	PD3 inpu input pin	
			1	PD3 outp	
		101X or 1001	X	FTIOD0	
		11XX or 1000	0	PD3 inpu input pin	
			1	PD3 outp	
Other than 00	X	X	XXXX	X	FTIOD0

[Legend] X: Don't care.

				1	input/FTI input pin
				1	PD2 outp
1	1	XXXX	X	X	FTIOC0 pin
				0	PD2 input/FTI input pin
				1	PD2 outp
				101X or 1001	FTIOC0 pin
				11XX or 1000	PD2 input/FTI input pin
				1	PD2 outp
Other than 00	X	X	XXXX	X	FTIOC0 pin

[Legend] X: Don't care.

			001		
			1XX or 000	0	PD1 input input pin
				1	PD1 outp
Other than 00	X	X	XXX	X	FTIOB0 c

[Legend] X: Don't care.

0	00	0	XXX	X	FTIOA0 outp
		1	01X or 001	X	FTIOA0 outp
			1XX or 000	0	PD0 input/FT input pin
				1	PD0 output p
	Other than 00	X	XXX	0	PD0 input/FT input pin
				1	PD0 output p

[Legend] X: Don't care.

9.9 Port E

Port E is a general I/O port also functioning as timer RD_1 I/O pins. Each pin of port E is shown in figure 9.9. The setting of the timer RD_1 function has priority over those for other functions.




Figure 9.9 Port E Pin Configuration

7	PCRE7	0	W	When each of the port E pins functions as a general purpose I/O pin, setting a PCRE bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.
6	PCRE6	0	W	
5	PCRE5	0	W	
4	PCRE4	0	W	
3	PCRE3	0	W	
2	PCRE2	0	W	
1	PCRE1	0	W	
0	PCRE0	0	W	

9.9.2 Port Data Register E (PDRE)

PDRE is a general I/O port data register of port E.

Bit	Bit Name	Initial Value	R/W	Description
7	PE7	0	R/W	PDRE stores output data for port E pins.
6	PE6	0	R/W	If PDRE is read while PCRE bits are set to 1, the values stored in PDRE are read. If PDRE is read while PCRE bits are cleared to 0, the pin states are read regardless of the value stored in PDRE.
5	PE5	0	R/W	
4	PE4	0	R/W	
3	PE3	0	R/W	
2	PE2	0	R/W	
1	PE1	0	R/W	
0	PE0	0	R/W	

Value

					1	PE7 output
0	00	0	X	XXXX	0	PE7 input/F input pin
					1	PE7 output
		1	1	XXXX	X	FTIOD3 ou
			0	0XXX	0	PE7 input/F input pin
					1	PE7 output
				101X or 1001	X	FTIOD3 ou
				11XX or 1000	0	PE7 input/F input pin
					1	PE7 output
	Other than 00	X	X	XXXX	X	FTIOD3 ou

[Legend] X: Don't care.

				1	PE6 output pin
1	1	XXXX	X	X	FTIOC3 output p
	0	0XXX	0	0	PE6 input/FTIOC pin
				1	PE6 output pin
		101X or 1001	X	X	FTIOC3 output p
		11XX or 1000	0	0	PE6 input/FTIOC pin
				1	PE6 output pin
	Other than 00	X	X	X	FTIOC3 output p

[Legend] X: Don't care.

			1	PE5 output pin
1	1	XXX	X	FTIOB3 output pin
	0	01X or 001	X	FTIOB3 output pin
		1XX or 000	0	PE5 input/FTIOB3 pin
			1	PE5 output pin
Other than 00	X	XXX	X	FTIOB3 output pin

[Legend] X: Don't care.

			1	PE4 output pin
1	01X or 001		X	FTIOA3 output p
	1XX or 000		0	PE4 input/FTIOA pin
			1	PE4 output pin
Other than 00	X XXX		X	FTIOA3 output p

[Legend] X: Don't care.

				1	PE3 output pin
1	1	XXXX	X	FTIOD2 output pin	
	0	0XXX	0	PE3 input/FTIOD2 pin	
				1	PE3 output pin
		101X or 1001	X	FTIOD2 output pin	
		11XX or 1000	0	PE3 input/FTIOD2 pin	
				1	PE3 output pin
Other than 00	X	X	XXXX	X	FTIOD2 output pin

[Legend] X: Don't care.

				1	PE2 output pin
1	1	XXXX	X	X	FTIOC2 output p
	0	0XXX	0	0	PE2 input/FTIOC pin
				1	PE2 output pin
		101X or 1001	X	X	FTIOC2 output p
		11XX or 1000	0	0	PE2 input/FTIOC pin
				1	PE2 output pin
	Other than 00	X	X	X	FTIOC2 output p

[Legend] X: Don't care.

1	1	XXX	X	FTIOB2 output pin
	0	01X or 001	X	FTIOB2 output pin
		1XX or 000	0	PE1 input/FTIOB2 pin
			1	PE1 output pin
Other than 00	X	XXX	X	FTIOB2 output pin

[Legend] X: Don't care.

					1	PE0 output pin
0	00	0	XXX	X		FTIOA2 output p
		1	01X or 001	X		FTIOA2 output p
			1XX or 000	0		PE0 input/FTIOA pin
					1	PE0 output pin
	Other than 00	X	XXX	0		FTIOA2 output p

[Legend] X: Don't care.

Figure 9.10 Port F Pin Configuration

Port F has the following registers.

- Port data register F (PDRF)
- Port mode register F (PMRF)

9.10.1 Port Data Register F (PDRF)

PDRF is a general input port data register of port F.

Bit	Bit Name	Initial Value	R/W	Description
7	PF7	—	R	If PDRF is read, the pin states are read.
6	PF6	—	R	However, if a port F pin is specified as an analog channel by ADCSR in the A/D converter, the bit value is as 0.
5	PF5	—	R	
4	PF4	—	R	
3	PF3	—	R	
2	PF2	—	R	
1	PF1	—	R	
0	PF0	—	R	

9.10.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- PF7/AN7 pin

Register	ADCR		ADCSR			Pin Function
	CH3	SCAN	CH2	CH1	CH0	
Setting Value	0	X	1	1	1	AN7 input pin
	Other than above					PF7 input pin

[Legend] X: Don't care.

- PF6/AN6 pin

Register	ADCR		ADCSR			Pin Function
	CH3	SCAN	CH2	CH1	CH0	
Setting Value	0	0	1	1	0	AN6 input pin
		1	1	1	X	
	Other than above					PF6 input pin

[Legend] X: Don't care.

- PF4/AN4 pin

Register	ADCR		ADCSR			Pin Function
	CH3	SCAN	CH2	CH1	CH0	
Setting Value	0	0	1	0	0	AN4 input pin
		1	1	X	X	
Other than above						PF4 input pin

[Legend] X: Don't care.

- PF3/AN3 pin

Register	ADCR		ADCSR			Pin Function
	CH3	SCAN	CH2	CH1	CH0	
Setting Value	0	X	0	1	1	AN3 input pin
		Other than above	PF3 input pin			

[Legend] X: Don't care.

- PF2/AN2 pin

Register	ADCR		ADCSR			Pin Function
	CH3	SCAN	CH2	CH1	CH0	
Setting Value	0	0	0	1	0	AN2 input pin
		1	0	1	X	
Other than above						PF2 input pin

[Legend] X: Don't care.

- PF0/AN0 pin

Register	PMRF	ADCR	ADCSR				Pin Function
Bit Name	PF0	CH3	SCAN	CH2	CH1	CH0	
Setting Value	0	0	0	0	0	0	AN0 input pin
			1	0	X	X	
Other than above							PF0 input pin

[Legend] X: Don't care.

9.11 Port G

Port G is a general input port also functioning as A/D converter analog input pins, timer pins, and timer RD input pins. Each pin of port G is shown in figure 9.11.




Figure 9.11 Port G Pin Configuration

Bit	Bit Name	Value	R/W	Description
7	PCRG7	0	W	When each of the port G pins functions as a general I/O port, setting a PCRG bit to 1 makes the corresponding pin an output port, while clearing to 0 makes the pin an input port.
6	PCRG6	0	W	
5	PCRG5	0	W	
4	PCRG4	0	W	
3	PCRG3	0	W	
2	PCRG2	0	W	
1	PCRG1	0	W	
0	PCRG0	0	W	

9.11.2 Port Data Register G (PDRG)

PDRG is a general I/O port data register of port G.

Bit	Bit Name	Initial Value	R/W	Description
7	PG7	0	R/W	PDRG stores output data for port G pins.
6	PG6	0	R/W	If PDRG is read while PCRG bits are set to 1, the values stored in PDRG are read. If PDRG is read while PCRG bits are cleared to 0, the pin states are input regardless of the value stored in PDRG. However, if a port G pin is specified as an analog input channel in the ADCSR or ADCR in the A/D converter, the bit is cleared as 0 even when the PGRG bit is cleared.
5	PG5	0	R/W	
4	PG4	0	R/W	
3	PG3	1	R/W	
2	PG2	0	R/W	
1	PG1	0	R/W	
0	PG0	0	R/W	

				0: General I/O port 1: AN14/ $\overline{\text{TRDOI}}_0$ input pin
5	PMRG5	0	R/W	This bit selects the function of pin PG5/AN13/ $\overline{\text{TRCOI}}_0$ 0: General I/O port 1: AN14/ $\overline{\text{TRCOI}}$ input pin
4	—	1	—	Reserved This bit is always read as 1.
3	PMRG3	0	R/W	These bits select the trigger source of the A/D converter. 00: A/D converter is activated by the $\overline{\text{ADTRG}}$ signal. 01: A/D converter is activated by timer RD_0 10: A/D converter is activated by timer RD_1 11: Reserved
2	PMRG2	0	R/W	
1	PMRG1	0	R/W	Selects the edge of the $\overline{\text{ADTRG}}$ signal. 0: Falling edge 1: Rising edge
0	PMRG0	0	R/W	This bit selects the function of pin PH0/SCK3. 0: General I/O port 1: $\overline{\text{ADTRG}}$ input pin

0	0	PG7 input pin
	1	PG7 output pin

[Legend] X: Don't care.

- PG6/AN14/ $\overline{\text{TRDOI}}_0$ pin

Register	ADCR		ADCSR			PMRG	PCRG	Pin Function
	CH3	SCAN	CH2	CH1	CH0	PMRG6	PCRG6	
Setting Value	1	X	1	1	0	X	X	AN14 input pin
	1	1	1	1	1	X	X	
	Other than above					1	X	$\overline{\text{TRDOI}}_0$ input
						0	0	PG6 input pin
							1	PG6 output pin

[Legend] X: Don't care.

[Legend] X: Don't care.

- PG4/AN12 pin

Register	ADCR		ADCSR			PCRG		Pin Function
	CH3	SCAN	CH2	CH1	CH0	PCRG4		
Setting Value	1	X	1	0	0	X	AN12 input pin	
	1	1	1	X	X	X		
	Other than above						0	PG4 input pin
						1	PG4 output pin	

[Legend] X: Don't care.

- PG3/AN11 pin

Register	ADCR		ADCSR			PCRG		Pin Function
	CH3	SCAN	CH2	CH1	CH0	PCRG3		
Setting Value	1	X	0	1	1	X	AN11 input pin	
	Other than above						0	PG3 input pin
							1	PG3 output pin

[Legend] X: Don't care.

- PG1/AN9 pin

Register	ADCR		ADCSR			PCRG	
Bit Name	CH3	SCAN	CH2	CH1	CH0	PCRG1	Pin Function
Setting Value	1	X	0	0	1	X	AN9 input pin
	1	1	0	1	0	X	
	1	1	0	1	1	X	
	Other than above					0	PG1 input pin
						1	PG1 output pin

[Legend] X: Don't care.

- PG0/AN8 pin

Register	ADCR		ADCSR			PCRG	
Bit Name	CH3	SCAN	CH2	CH1	CH0	PCRG0	Pin Function
Setting Value	1	X	0	0	0	X	AN8 input pin
	1	1	0	X	X	X	
	Other than above					0	PG0 input pin
						1	PG0 output pin

[Legend] X: Don't care.

Figure 9.12 Port H Pin Configuration

Port H has the following registers.

- Port control register H (PCRH)
- Port data register H (PDRH)

9.12.1 Port Control Register H (PCRH)

PCRH selects inputs/outputs in bit units for pins to be used as general I/O ports of port H.

Bit	Bit Name	Initial Value	R/W	Description
7	PCRH7	0	W	When each of the port H pins PH7 to PH0 functions as a general I/O port, setting a PCRH bit to 1 makes the corresponding pin an output port, while clearing it to 0 makes the pin an input port.
6	PCRH6	0	W	
5	PCRH5	0	W	
4	PCRH4	0	W	
3	PCRH3	0	W	
2	PCRH2	0	W	
1	PCRH1	0	W	
0	PCRH0	0	W	

3	PH3	0	R/W
2	PH2	0	R/W
1	PH1	0	R/W
0	PH0	0	R/W

9.12.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- PH7/FTIOD pin

Register	TRCOER	TRCMR		TRCIOR1			PCRH	Pin Function	
Bit Name	ED	PWM2	PWMD	IOD2	IOD1	IOD0	PCRH7		
Setting Value	1	X	X	X	X	X	0	PH7 input/FTIOD input	
							1	PH7 output pin	
	0	0	X	X	X	X	0	PH7 input/FTIOD input	
							1	PH7 output pin	
	1	1	1	X	X	X	X	FTIOD (PWM) output pin	
							0	0	1
	0	0	0	0	1	X	X	0	FTIOD output pin
								0	0
1	1	1	1	1	X	X	0	PH7 output pin	
							1	1	1
0	0	0	0	1	X	X	0	PH7 input/FTIOD input	
							1	1	1

[Legend] X: Don't care.

			0	1	X		FTIOC output pin
				0	0		PH6 input/FTIOC
					1		PH6 output pin
	1	X	X		0		PH6 input/FTIOC
					1		PH6 output pin

[Legend] X: Don't care.

- PH5/FTIOB pin

Register	TRCOER	TRCMR		TRCIOR0			PCRH	Pin Function
Bit Name	EB	PWM2	PWMB	IOB2	IOB1	IOB0	PCRH5	
Setting Value	1	X	X	X	X	X	0	PH5 input/FTIOB
							1	PH5 output
	0	0	X	X	X	X	X	FTIOB (PWM2) o
		1	1	X	X	X	X	FTIOB (PWM) ou
			0	0	1	X	X	FTIOB output pin
					0	1	X	FTIOB output pin
						0	0	PH5 input/FTIOB
							1	PH5 output
	1	X	X			0	PH5 input/FTIOB	
						1	PH5 output	

[Legend] X: Don't care.

	1	0	1	X	X	FTIOA output pin
			0	1	X	FTIOA output pin
				0	0	PH4 input/FTIOA in /TRGC input pin
					1	PH4 output pin
	1	X	X	0	0	PH4 input/FTIOA in /TRGC input pin
					1	PH4 output pin

[Legend] X: Don't care.

- PH3/FTCI pin

Register	PCRH	
Bit Name	PCRH3	Pin Function
Setting Value	0	PH3 input/FTCI input pin
	1	PH3 output/FTCI input pin

[Legend] X: Don't care.

Register	SCR3_3	PCRH	
Bit Name	RE	PCRH1	Pin Function
Setting Value	0	0	PH1 input pin
		1	PH1 output pin
	1	X	RXD_3 input pin

[Legend] X: Don't care.

- PH0/SCK3_3/ $\overline{\text{ADTRG}}$ pin

Register	SCR3_3		SMR3_3	PMRG	PCRH	
Bit Name	CKE1	CKE0	COM	PMRG0	PCRH0	Pin Function
Setting Value	0	0	0	0	0	PH0 input pin
					1	PH0 output pin
					1	X
	0	0	1	X	X	SCK3_3 output pin
	0	1	X	X	X	SCK3_3 output pin
	1	X	X	X	X	SCK3_3 input pin

[Legend] X: Don't care.

Port J has the following registers.

- Port control register J (PCRJ)
- Port data register J (PDRJ)

9.13.1 Port Control Register J (PCRJ)

PCRJ selects inputs/outputs in bit units for pins to be used as general I/O ports of port J.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	—	—	—	Reserved
1	PCRJ1	0	W	When each of the port J pins PJ1 to PJ0 function as a general I/O port, setting a PCRJ bit to 1 makes the corresponding pin an output port, while clearing it to 0 makes the pin an input port.
0	PCRJ0	0	W	

9.13.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- PJ1/OSC2/CLKOUT pin

Register		CKCSR		PCRJ	Pin Function
Bit Name	PMRJ1	PMRJ0	PCRJ1		
Setting Value	0	X	0	PJ1 input pin	
			1	PJ1 output pin	
	1	0	X	CLKOUT output pin	
		1	X	OSC2 output pin	

[Legend] X: Don't care.

- PJ0/OSC1 pin

Register		CKCSR	PCRJ		Pin Function
Bit Name	PMRJ0	PCRJ0			
Setting Value	0		0	PJ0 input pin	
			1	PJ0 output pin	
	1	X	OSC1 input pin		

[Legend] X: Don't care.

- Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD code
- Periodic (seconds, minutes, hours, days, and weeks) interrupts
- 8-bit free running counter
- Selection of clock source




Figure 10.1 Block Diagram of RTC

The RTC has the following registers.

- Second data register/free running counter data register (RSECDR)
- Minute data register (RMINDR)
- Hour data register (RHRDR)
- Day-of-week data register (RWKDR)
- RTC control register 1 (RTCCR1)
- RTC control register 2 (RTCCR2)
- Clock source select register (RTCCSR)

10.3.1 Second Data Register/Free Running Counter Data Register (RSECDR)

RSECDR counts the BCD-coded second value. The setting range is decimal 00 to 59. It is a read register used as a counter, when it operates as a free running counter. For more information on reading seconds, minutes, hours, and day-of-week, see section 10.4.3, Data Reading Procedure.

Bit	Bit Name	Initial Value	R/W	Description
7	BSY	—	R	RTC Busy This bit is set to 1 when the RTC is updating (counting) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers are not updated.

10.3.2 Minute Data Register (RMINDR)

RMINDR counts the BCD-coded minute value on the carry generated once per minute by RSECDR counting. The setting range is decimal 00 to 59.

Bit	Bit Name	Initial Value	R/W	Description
7	BSY	—	R	RTC Busy This bit is set to 1 when the RTC is updating the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers are not updated.
6	MN12	—	R/W	Counting Ten's Position of Minutes
5	MN11	—	R/W	Counts on 0 to 5 for 60-minute counting.
4	MN10	—	R/W	
3	MN03	—	R/W	Counting One's Position of Minutes
2	MN02	—	R/W	Counts on 0 to 9 once per minute. When a carry is generated, 1 is added to the ten's position.
1	MN01	—	R/W	
0	MN00	—	R/W	

data registers. When this bit is 0, the values of minute, hour, and day-of-week data registers are not adopted.

6	—	0	—	Reserved
This bit is always read as 0.				
5	HR11	—	R/W	Counting Ten's Position of Hours
4	HR10	—	R/W	Counts on 0 to 2 for ten's position of hours.
3	HR03	—	R/W	Counting One's Position of Hours
2	HR02	—	R/W	Counts on 0 to 9 once per hour. When a carry generated, 1 is added to the ten's position.
1	HR01	—	R/W	
0	HR00	—	R/W	

minute, hour, and day-of-week data registers adopted.

6	—	0	—	Reserved
5	—	0	—	These bits are always read as 0.
4	—	0	—	
3	—	0	—	
<hr/>				
2	WK2	—	R/W	Day-of-Week Counting
1	WK1	—	R/W	Day-of-week is indicated with a binary code
0	WK0	—	R/W	000: Sunday 001: Monday 010: Tuesday 011: Wednesday 100: Thursday 101: Friday 110: Saturday 111: Reserved (setting prohibited)

0: RTC operates in 12-hour mode. RHRDR contains the hour value from 0 to 11.
 1: RTC operates in 24-hour mode. RHRDR contains the hour value from 0 to 23.

5	PM	—	R/W	a.m./p.m. 0: Indicates a.m. when RTC is in the 12-hour mode. 1: Indicates p.m. when RTC is in the 12-hour mode.
4	RST	0	R/W	Reset 0: Normal operation 1: Resets registers and control circuits except for the RTC and this bit. Clear this bit to 0 after having been set to 1.
3	INT	—	R/W	Interrupt Generation Timing 0: Generates a second, minute, hour, or day-of-the-week periodic interrupt during RTC busy period. 1: Generates a second, minute, hour, or day-of-the-week periodic interrupt immediately after completing RTC busy period.
2 to 0	—	All 0	—	Reserved These bits are always read as 0.




Figure 10.2 Definition of Time Expression



5	FOIE	—	R/W	Free Running Counter Overflow Interrupt Enable 0: Disables an overflow interrupt 1: Enables an overflow interrupt
4	WKIE	—	R/W	Week Periodic Interrupt Enable 0: Disables a week periodic interrupt 1: Enables a week periodic interrupt
3	DYIE	—	R/W	Day Periodic Interrupt Enable 0: Disables a day periodic interrupt 1: Enables a day periodic interrupt
2	HRIE	—	R/W	Hour Periodic Interrupt Enable 0: Disables an hour periodic interrupt 1: Enables an hour periodic interrupt
1	MNIE	—	R/W	Minute Periodic Interrupt Enable 0: Disables a minute periodic interrupt 1: Enables a minute periodic interrupt
0	SEIE	—	R/W	Second Periodic Interrupt Enable 0: Disables a second periodic interrupt 1: Enables a second periodic interrupt

7	—	0	—	Reserved This bit is always read as 0.
6	RCS6	0	R/W	Clock Output Selection
5	RCS5	0	R/W	Selects a clock output from the TMOW pin when TMOW in PMR1 to 1. 00: $\phi/4$ 01: $\phi/8$ 10: $\phi/16$ 11: $\phi/32$
4	—	0	—	Reserved This bit is always read as 0.
3	RCS3	1	R/W	Clock Source Selection
2	RCS2	0	R/W	0000: $\phi/8$ Free running counter operation
1	RCS1	0	R/W	0001: $\phi/32$ Free running counter operation
0	RCS0	0	R/W	0010: $\phi/128$ Free running counter operation 0011: $\phi/256$ Free running counter operation 0100: $\phi/512$ Free running counter operation 0101: $\phi/2048$ Free running counter operation 0110: $\phi/4096$ Free running counter operation 0111: $\phi/8192$ Free running counter operation 1XXX: 32.768 kHz...RTC operation

[Legend]

X: Don't care

Figure 10.3 shows the procedure for the initial setting of the RTC. To set the RTC again, follow this procedure.




Figure 10.3 Initial Setting Procedure

bit is set to 1, the registers are updated, and the BSY bit is cleared to 0.

2. Making use of interrupts, read from the second, minute, hour, and day-of week registers. The IRRTA flag in IRR1 is set to 1 and the BSY bit is confirmed to be 0.
3. Read from the second, minute, hour, and day-of week registers twice in a row, and if there is no change in the read data, the read data is used.




Figure 10.4 Example: Reading of Inaccurate Time Data

Table 10.2 Interrupt Sources

Interrupt Name	Interrupt Source	Interrupt Enable
Overflow interrupt	Occurs when the free running counter is overflowed.	FOIE
Week periodic interrupt	Occurs every week when the day-of-week date register value becomes 0.	WKIE
Day periodic interrupt	Occurs every day when the day-of-week date register is counted.	DYIE
Hour periodic interrupt	Occurs every hour when the hour date register is counted.	HRIE
Minute periodic interrupt	Occurs every minute when the minute date register is counted.	MNIE
Second periodic interrupt	Occurs every second when the second date register is counted.	SCIE




Figure 11.1 Block Diagram of Timer B1

11.2 Input/Output Pin

Table 11.1 shows the timer B1 pin configuration.

Table 11.1 Pin Configuration

Name	Abbreviation	I/O	Function
Timer B1 event input	TMIB1	Input	Event input to TCB1

TMB1 selects the auto-reload function and input clock.

Bit	Bit Name	Initial Value	R/W	Description
7	TMB17	0	R/W	Auto-Reload Function Select 0: Interval timer function selected 1: Auto-reload function selected
6 to 3	—	All 1	—	Reserved These bits are always read as 1.
2	TMB12	0	R/W	Clock Select
1	TMB11	0	R/W	000: Internal clock: $\phi/8192$
0	TMB10	0	R/W	001: Internal clock: $\phi/2048$ 010: Internal clock: $\phi/512$ 011: Internal clock: $\phi/256$ 100: Internal clock: $\phi/64$ 101: Internal clock: $\phi/16$ 110: Internal clock: $\phi/4$ 111: External event (TMIB1): rising or falling edge

Note: * The edge of the external event signal selected by bit IEG1 in the interrupt edge select register 1 (IEGR1). See section Interrupt Edge Select Register 1 (IEGR1) details. Before setting TMB12 to TMB10, bit IEG1 in the port mode register 1 (PMR1) should be set to 1.

TLB1 is an 8-bit write-only register for setting the reload value of TCB1. When a reload value is set in TLB1, the same value is loaded into TCB1 as well, and TCB1 starts counting up from that value. When TCB1 overflows during operation in auto-reload mode, the TLB1 value is loaded back into TCB1. Accordingly, overflow periods can be set within the range of 1 to 256 input clock cycles. TLB1 is allocated to the same address as TCB1. TLB1 is initialized to H'00.

11.4 Operation

11.4.1 Interval Timer Operation

When bit TMB17 in TMB1 is cleared to 0, timer B1 functions as an 8-bit interval timer. After a reset, TCB1 is cleared to H'00 and bit TMB17 is cleared to 0, so up-counting and interval timer operation resume immediately. The operating clock of timer B1 is selected from seven internal clock sources or an external clock input by prescaler S, or an external clock input at pin TMB1. The selection is made by bits TMB12 to TMB10 in TMB1.

After the count value in TMB1 reaches H'FF, the next clock signal input causes timer B1 overflow, setting flag IRRTB1 in IRR2 to 1. If IENTB1 in IENR2 is 1, an interrupt is recognized by the CPU.

At overflow, TCB1 returns to H'00 and starts counting up again. During interval timer operation (TMB17 = 0), when a value is set in TLB1, the same value is set in TCB1.

TCB1.

11.4.3 Event Counter Operation

Timer B1 can operate as an event counter in which TMIB1 is set to an event input pin. External event counting is selected by setting bits TMB12 to TMB10 in TMB1 to 1. TCB1 counts rising or falling edge of an external event signal input at pin TMB1.

When timer B1 is used to count external event input, bit IRQ1 in PMR1 should be set to 1. IEN1 in IENR1 should be cleared to 0 to disable IRQ1 interrupt requests.

11.5 Timer B1 Operating Modes

Table 11.2 shows the timer B1 operating modes.

Table 11.2 Timer B1 Operating Modes

Operating Mode	Reset	Active	Sleep	Subactive	Subsleep	Standby
TCB1	Interval	Reset	Functions	Functions	Halted	Halted
	Auto-reload	Reset	Functions	Functions	Halted	Halted
TMB1		Reset	Functions	Retained	Retained	Retained

- Choice of seven clock signals is available.
Choice of six internal clock sources ($\phi/128$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$) or an external clock source.
- Counter can be cleared by compare match A or B, or by an external reset signal. If the stop function is selected, the counter can be halted when cleared.
- Timer output is controlled by two independent compare match signals, enabling pulse width modulation (PWM) with an arbitrary duty cycle, PWM output, and other applications.
- Three interrupt sources: compare match A, compare match B, timer overflow
- Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling edge, or both edges of the TRGV input can be selected.




Figure 12.1 Block Diagram of Timer V

12.2 Input/Output Pins

Table 12.1 shows the timer V pin configuration.

Table 12.1 Pin Configuration

Name	Abbreviation	I/O	Function
Timer V output	TMOV	Output	Timer V waveform output
Timer V clock input	TMCIV	Input	Clock input to TCNTV
Timer V reset input	TMRIV	Input	External input to reset TCNTV
Trigger input	TRGV	Input	Trigger input to initiate counting

12.3.1 Timer Counter V (TCNTV)

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in timer control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at any time. TCNTV can be cleared by an external reset input signal, or by compare match A or B. The clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSR V).

TCNTV is initialized to H'00.

12.3.2 Time Constant Registers A, B (TCORA, TCORB)

TCORA and TCORB have the same function.

TCORA and TCORB are 8-bit readable/writable registers.

TCORA and TCNTV are compared at all times. When the TCORA and TCNTV contents match, CMFA is set to 1 in TCSR V. If CMIEA is also set to 1 in TCRV0, a CPU interrupt is generated. Note that they must not be compared during the T3 state of a TCORA write cycle.

Timer output from the TMOV pin can be controlled by the identifying signal (compare match A or B) and the settings of bits OS3 to OS0 in TCSR V.

TCORA and TCORB are initialized to H'FF.

				When this bit is set to 1, interrupt request from CMFA bit in TCSR1 is enabled.
5	OVIE	0	R/W	Timer Overflow Interrupt Enable When this bit is set to 1, interrupt request from bit in TCSR1 is enabled.
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits specify the clearing conditions of TCNTV: 00: Clearing is disabled 01: Cleared by compare match A 10: Cleared by compare match B 11: Cleared on the rising edge of the TMRIV pin operation of TCNTV after clearing depends on TRGE in TCRV1.
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	These bits select clock signals to input to TCNTV, the counting condition in combination with ICKS in TCRV1.
0	CKS0	0	R/W	
Refer to table 12.2.				

		1	0	Internal clock: counts on $\phi/64$, falling
			1	Internal clock: counts on $\phi/128$, falling
1	0	0	—	Clock input prohibited
		1	—	External clock: counts on rising edge
	1	0	—	External clock: counts on falling edge
		1	—	External clock: counts on rising and falling edge

12.3.4 Timer Control/Status Register V (TCSR_V)

TCSR_V indicates the status flag and controls outputs by using a compare match.

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/W	Compare Match Flag B Setting condition: When the TCNTV value matches the TCORB value. Clearing condition: After reading CMFB = 1, cleared by writing 0.
6	CMFA	0	R/W	Compare Match Flag A Setting condition: When the TCNTV value matches the TCORA value. Clearing condition: After reading CMFA = 1, cleared by writing 0.

2	OS2	0	R/W	These bits select an output method for the TO... the compare match of TCORB and TCNTV. 00: No change 01: 0 output 10: 1 output 11: Output toggles
1	OS1	0	R/W	Output Select 1 and 0
0	OS0	0	R/W	These bits select an output method for the TO... the compare match of TCORA and TCNTV. 00: No change 01: 0 output 10: 1 output 11: Output toggles

OS3 and OS2 select the output level for compare match B. OS1 and OS0 select the output level for compare match A. The two output levels can be controlled independently. After a reset, timer output is 0 until the first compare match.

3	TVEG0	0	R/W	<p>These bits select the TRGV input edge.</p> <p>00: TRGV trigger input is prohibited</p> <p>01: Rising edge is selected</p> <p>10: Falling edge is selected</p> <p>11: Rising and falling edges are both selected</p>
2	TRGE	0	R/W	<p>TCNT starts counting up by the input of the edge selected by TVEG1 and TVEG0.</p> <p>0: Disables starting counting-up TCNTV by the TRGV pin and halting counting-up TCNTV by a compare match.</p> <p>1: Enables starting counting-up TCNTV by the TRGV pin and halting counting-up TCNTV by a compare match.</p>
1	—	1	—	<p>Reserved</p> <p>This bit is always read as 1.</p>
0	ICKS0	0	R/W	<p>Internal Clock Select 0</p> <p>This bit selects clock signals to input to TCNTV in combination with CKS2 to CKS0 in TCRV0.</p> <p>Refer to table 12.2.</p>

will be set. The timing at this time is shown in figure 12.4. An interrupt request is sent to the CPU when OVIE in TCRV0 is 1.

3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A or B (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively. A compare-match signal is generated in the last state in which the values match. Figure 12.5 shows the timing. An interrupt request is generated for the CPU when CMIEA or CMIEB in TCRV0 is 1.
4. When a compare match A or B is generated, the TMOV responds with the output value selected by bits OS3 to OS0 in TCSR.V. Figure 12.6 shows the timing when the output is toggled by compare match A.
5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the corresponding compare match. Figure 12.7 shows the timing.
6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge of the input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is necessary. Figure 12.8 shows the timing.
7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the counter is halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge selector TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.




Figure 12.3 Increment Timing with External Clock




Figure 12.4 OVF Set Timing




Figure 12.6 TMOV Output Timing




Figure 12.7 Clear Timing by Compare Match




Figure 12.8 Clear Timing by TMRIV Input

3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock.
4. With these settings, a waveform is output without further software intervention, with a period determined by TCORA and a pulse width determined by TCORB.




Figure 12.9 Pulse Output Example

- input.
- Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock.
 - With these settings, a pulse waveform will be output without further software intervention with a delay determined by TCORA from the TRGV input, and a pulse width determined by TCORB - TCORA.




Figure 12.10 Example of Pulse Output Synchronized to TRGV Input

3. If compare matches A and B occur simultaneously, any conflict between the output for compare match A and compare match B is resolved by the following priority: to output > output 1 > output 0.
4. Depending on the timing, TCNTV may be incremented by a switch between different clock sources. When TCNTV is internally clocked, an increment pulse is generated on the falling edge of an internal clock signal, that is divided system clock (ϕ). Therefore, in figure 12.3 the switch is from a high clock signal to a low clock signal, the switch is seen as a falling edge, causing TCNTV to increment. TCNTV can also be incremented by a switch between internal and external clocks.




Figure 12.11 Contention between TCNTV Write and Clear




Figure 12.12 Contention between TCORA Write and Compare Match




Figure 12.13 Internal Clock Switching and TCNTV Operation

Six internal clocks (ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, and $\phi/40M$ which is a 40-MHz/32-MHz clock from the on-chip oscillator) and an external clock (for counting external events)

- Capability to process up to four pulse outputs or four pulse inputs
- Four general registers
 - Can be used as output compare or input capture registers independently
 - Can be used as buffer registers for the output compare or input capture registers
- Timer inputs and outputs
 - Timer mode
 - Waveform output by compare match (Selection of 0 output, 1 output, or toggle output)
 - Input capture function (Rising edge, falling edge, or both edges)
 - Counter clearing function (Counters can be cleared by compare match)
 - PWM mode
 - Generates up to three-phase PWM output with desired duty cycles.
 - PWM2 mode
 - Generates pulses with a desired period and duty cycle.
- Any initial timer output value can be set
- Five interrupt sources
 - Four compare match/input capture interrupts and an overflow interrupt.

capture registers)	GRA	GRA	GRA in	GRA	GRA
Counter clearing function	GRA compare match	GRA compare match	—	—	—
	TGRC input	—	—	—	—
Initial output value setting function	—	Yes	Yes	Yes	Yes
Buffer function	—	Yes	Yes	—	—
Compare match output	0	—	Yes	Yes	Yes
	1	—	Yes	Yes	Yes
	Toggle	—	Yes	Yes	Yes
Input capture function	—	Yes	Yes	Yes	Yes
PWM mode	—	—	Yes	Yes	Yes
PWM2 mode	—	—	Yes	—	—
Interrupt sources	Overflow	Compare match/input capture	Compare match/input capture	Compare match/input capture	Con mat cap

[Legend]

TMCMR: Timer RC mode register (8 bits)
TRCCR1: Timer RC control register 1 (8 bits)
TRCCR2: Timer RC control register 2 (8 bits)
TRCIER: Timer RC interrupt enable register (8 bits)
TRCSR: Timer RC status register (8 bits)
TRCIOR0: Timer RC I/O control register 0 (8 bits)
TRCIOR1: Timer RC I/O control register 1 (8 bits)
TRCOER: Timer RC output enable register (8 bits)
TRCDF: Timer RC digital filter function select register (8 bits)
TRCCNT: Timer RC counter (16 bits)
GRA: General register A (input capture/output compare register: 16 bits)
GRB: General register B (input capture/output compare register: 16 bits)
GRC: General register C (input capture/output compare register: 16 bits)
GRD: General register D (input capture/output compare register: 16 bits)

Bus inter

Figure 13.1 Timer RC Block Diagram

Input capture/ output compare B	FTIOB	I/O	external trigger input pin (TRGC) Output pin for GRB output compare input pin for GRB input capture/ PWM output pin in PWM mode
Input capture/ output compare C	FTIOC	I/O	Output pin for GRC output compare input pin for GRC input capture/ or PWM output pin in PWM mode
Input capture/ output compare D	FTIOD	I/O	Output pin for GRD output compare input pin for GRD input capture/ or PWM output pin in PWM mode
Timer output control input	$\overline{\text{TRCOI}}$	Input	Input pin for timer output disabling

- Timer RC I/O control register 1 (TRCIOR1)
- Timer RC output enable register (TRCOER)
- Timer RC digital filtering function select register (TRCDF)
- Timer RC counter (TRCCNT)
- General Registers A to D (GRA to GRD)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)

- When 1 is written in CTS
- [Clearing conditions]
- When 0 is written in CTS
 - In PWM2 mode, when the CSTP bit in TRCO to 1 and a compare match signal is generated

6	—	1	—	Reserved This bit is always read as 1.
5	BUFEB	0	R/W	Buffer Operation B Selects the GRD function. 0: GRD functions as an input capture/output compare register 1: GRD functions as the buffer register for GRB
4	BUFEA	0	R/W	Buffer Operation A Selects the GRC function. 0: GRC functions as an input capture/output compare register 1: GRC functions as the buffer register for GRA
3	PWM2	1	R/W	PWM2 Mode Selects the output mode of the FTIOB pin. 0: Functions in PWM2 mode. The following settings are invalid: TRCIOR0, TRCIOR1, and the PWMB, PWMC, and PWMCMR. 1: Functions in timer mode or PWM mode. The following settings are valid: TRCIOR0, TRCIOR1, and the PWMB, PWMC, and PWMD bits in TRCMR.

0 PWMB 0

R/W

PWM Mode B

Selects the output mode of the FTIOB pin.

0: Functions in timer mode

1: Functions in PWM mode

3	CKS1	0	R/W	Select the source of the clock input to TRCCNT4.
4	CKS0	0	R/W	<p>000: TRCCNT counts the internal clock ϕ</p> <p>001: TRCCNT counts the internal clock $\phi/2$</p> <p>010: TRCCNT counts the internal clock $\phi/4$</p> <p>011: TRCCNT counts the internal clock $\phi/8$</p> <p>100: TRCCNT counts the internal clock $\phi/32$</p> <p>101: TRCCNT counts the rising edge of the external event (FTCI)</p> <p>110: TRCCNT counts the internal clock $\phi/40M$</p> <p>111: Reserved (setting prohibited)</p> <p>When the internal clock (ϕ) is selected, TRCCNT counts the subclock in subactive or subsleep mode. *</p> <p>Note: * When selecting the internal clock $\phi/40M$, the on-chip oscillator should be in operation. When switching the clock, the counter should be halted.</p>
3	TOD	0	R/W	<p>Timer Output Level Setting D</p> <p>Sets the output value of the FTIOD pin until the first compare match D is generated. In PWM mode, controls the output polarity of the FTIOD pin.</p> <p>0: Output value is 0*</p> <p>1: Output value is 1*</p>
2	TOC	0	R/W	<p>Timer Output Level Setting C</p> <p>Sets the output value of the FTIOC pin until the first compare match C is generated. In PWM mode, controls the output polarity of the FTIOC pin.</p> <p>0: Output value is 0*</p> <p>1: Output value is 1*</p>

[Legend]

X: Don't care.

Note: * The change of the setting is immediately reflected in the output value.

13.3.3 Timer RC Control Register 2 (TRCCR2)

TRCCR2 specifies the edge of the TRGC signal and an input enable.

Bit	Bit Name	Initial Value	R/W	Description
7	TCEG1	0	R/W	TRGC Input Edge Select
6	TCEG0	0	R/W	These bits select the input edge of the TRGC signal. The TRGC signal function is only enabled when the PWM2 bit in TRCMR is set to 0. 00: A trigger input on TRGC is disabled 01: The rising edge is selected 10: The falling edge is selected 11: Both edges are selected
5	CSTP	0	R/W	Specifies whether TRCCNT counting up is halted by the compare match A signal. This function is only enabled when the PWM2 bit in TRCMR is set to 0. 0: TRCCNT counting up is continued 1: TRCCNT counting up is halted
4 to 0	—	All 1	—	Reserved These bits are always read as 1.

These bits are always read as 1.

3	IMIED	0	R/W	Input Capture/Compare Match Interrupt Enable D When this bit is set to 1, an IMID interrupt request is enabled. The IMFD flag in TRCSR is enabled.
2	IMIEC	0	R/W	Input Capture/Compare Match Interrupt Enable C When this bit is set to 1, an IMIC interrupt request is enabled. The IMFC flag in TRCSR is enabled.
1	IMIEB	0	R/W	Input Capture/Compare Match Interrupt Enable B When this bit is set to 1, an IMIB interrupt request is enabled. The IMFB flag in TRCSR is enabled.
0	IMIEA	0	R/W	Input Capture/Compare Match Interrupt Enable A When this bit is set to 1, an IMIA interrupt request is enabled. The IMFA flag in TRCSR is enabled.

6 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	IMFD	0	R/W	<p>Input Capture/Compare Match Flag D</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> • TRCCNT = GRD when GRD functions as a compare register • The TRCCNT value is transferred to GRD b capture signal when GRD functions as an capture register • TRCCNT = GRD when the PWMD bit is set the PWM2 bit to 0 in TRCMR <p>[Clearing condition] Read IMFD when IMFD = 1, then write 0 in IMFD</p>
2	IMFC	0	R/W	<p>Input Capture/Compare Match Flag C</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> • TRCCNT = GRC when GRC functions as a compare register • The TRCCNT value is transferred to GRC b capture signal when GRC functions as an capture register • TRCCNT = GRC when the PWMC bit is set the PWM2 bit to 0 in TRCMR <p>[Clearing condition] Read IMFC when IMFC = 1, then write 0 in IMFC</p>

PWM2 bit to 0 in TRCMR

[Clearing condition]

Read IMFB when IMFB = 1, then write 0 in IMFB

0	IMFA	0	R/W	Input Capture/Compare Match Flag A
---	------	---	-----	------------------------------------

[Setting conditions]

- TRCCNT = GRA when GRA functions as an compare register
- The TRCCNT value is transferred to GRA by capture signal when GRA functions as an input capture register
- TRCCNT = GRA when the PWMD, PWMC, or PWM2 bit is set to 1 or the PWM2 bit to 0 in TRCMR

[Clearing condition]

Read IMFA when IMFA = 1, then write 0 in IMFA

				0: GRB functions as an output compare register 1: GRB functions as an input capture register
5	IOB1	0	R/W	I/O Control B1 and B0
4	IOB0	0	R/W	When IOB2 = 0, 00: No output at compare match 01: 0 output to the FTIOB pin at GRB compare 10: 1 output to the FTIOB pin at GRB compare 11: Output toggles to the FTIOB pin at GRB compare match When IOB2 = 1, 00: Input capture at rising edge at the FTIOB pin 01: Input capture at falling edge at the FTIOB pin 1X: Input capture at rising and falling edges of FTIOB pin
3	—	1	—	Reserved This bit is always read as 1.
2	IOA2	0	R/W	I/O Control A2 Selects the GRA function. 0: GRA functions as an output compare register 1: GRA functions as an input capture register

00: Input capture at rising edge of the FTIOA pin
01: Input capture at falling edge of the FTIOA pin
1X: Input capture at rising and falling edges of the
pin

[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the settings of the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of both registers should be the same.

				Selects the GRD function. 0: GRD functions as an output compare register 1: GRD functions as an input capture register
5	IOD1	0	R/W	I/O Control D1 and D0
4	IOD0	0	R/W	When IOD2 = 0, 00: No output at compare match 01: 0 output to the FTIOD pin at GRD compare 10: 1 output to the FTIOD pin at GRD compare 11: Output toggles to the FTIOD pin at GRD compare match When IOD2 = 1, 00: Input capture at rising edge at the FTIOD pin 01: Input capture at falling edge at the FTIOD pin 1X: Input capture at rising and falling edges at the FTIOD pin
3	—	1	—	Reserved This bit is always read as 1.
2	IOC2	0	R/W	I/O Control C2 Selects the GRC function. 0: GRC functions as an output compare register 1: GRC functions as an input capture register

00: Input capture to GRC at rising edge of the FTIO pin
01: Input capture to GRC at falling edge of the FTIO pin
1X: Input capture to GRC at rising and falling edges of the FTIO pin

[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the settings of the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of both registers should be the same.

6 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	ED	1	R/W	Master Enable D 0: The FTIOD output is enabled according to TRCIOR0, and TRCIOR1 1: The FTIOD output is disabled regardless of TRCIOR0, and TRCIOR1 (The FTIOD pin functions as an I/O port)
2	EC	1	R/W	Master Enable C 0: The FTIOC output is enabled according to TRCIOR0, and TRCIOR1 1: The FTIOC output is disabled regardless of TRCIOR0, and TRCIOR1 (The FTIOC pin functions as an I/O port)
1	EB	1	R/W	Master Enable B 0: The FTIOB output is enabled according to TRCIOR0, and TRCIOR1 1: The FTIOB output is disabled regardless of TRCIOR0, and TRCIOR1 (The FTIOB pin functions as an I/O port)
0	EA	1	R/W	Master Enable A 0: The FTIOA output is enabled according to TRCIOR0, and TRCIOR1 1: The FTIOA output is disabled regardless of TRCIOR0, and TRCIOR1 (The FTIOA pin functions as an I/O port)

0	DFCK0	0	R/W	00: $\phi/32$ 01: $\phi/8$ 10: ϕ 11: Clock specified by bits CKS2 to CKS0 in TR
5	—	0	—	Reserved This bit is always read as 0.
4	DFRG	0	R/W	Enables or disables the digital filter for the TRC 0: Disables the digital filter 1: Enables the digital filter
3	DFD	0	R/W	Enables or disables the digital filter for the FTIC 0: Disables the digital filter 1: Enables the digital filter
2	DFC	0	R/W	Enables or disables the digital filter for the FTIC 0: Disables the digital filter 1: Enables the digital filter
1	DFB	0	R/W	Enables or disables the digital filter for the FTIC 0: Disables the digital filter 1: Enables the digital filter
0	DFA	0	R/W	Enables or disables the digital filter for the FTIC 0: Disables the digital filter 1: Enables the digital filter

Each general register is a 16-bit readable/writable register that can function as either an output-compare register or an input-capture register. The function is selected by settings in TRCCNT and TRCIOR1.

When a general register is used as an input-compare register, its value is constantly compared with the TRCCNT value. When the two values match (a compare match), the corresponding IMFA, IMFB, IMFC, or IMFD bit in TRCSR is set to 1. An interrupt request is generated at this time, when the IMIEA, IMIEB, IMIEC, or IMIED bit in TRCIER is set to 1. A compare output can be selected in TRCIOR.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TRCCNT value is stored in the general register. The corresponding IMFA, IMFB, IMFC, or IMFD bit in TRCSR is set to 1. If the corresponding interrupt enable bit (the IMIEA, IMIEB, IMIEC, or IMIED bit) in TRIER is set to 1 at this time, an interrupt request is generated. The edge of the input-capture signal is selected in TRCIOR.

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by setting GRCE and BUFEB in TRCMR.

For example, when GRA is set as an output-compare register and GRC is set as the buffer register for GRA, the value in the buffer register GRC is sent to GRA whenever a compare match is generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for GRA, the value in TRCCNT is transferred to GRA and the value in the buffer register GRC is transferred to GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA to GRD is initialized to H'FFFF by a reset.

— Enables PWM2 mode operation by setting the PWM2 bit in TRMR

The FTIOA to FTIOD pins indicate the timer output mode by each register setting.

- FTIOA pin

Register Name	TRCOER	TRCIOR0		
Bit Name	EA	PWM2	IOA2 to IOA0	Function
Setting values	0	1	001, 01X	Timer mode waveform output (output compare function)
	0	1	1XX	Timer mode (input capture function)
	1			
		Other than above		General I/O port

[Legend]

X: Don't care.

1

Other than above

General I/O port

[Legend]

X: Don't care.

- FTIOC pin

Register Name	TRCOER	TRCMR		TRCIOR1	
Bit Name	EC	PWM2	PWMC	IOC2 to IOC0	Function
Setting values	0	1	1	XXX	PWM mode waveform output
	0	1	0	001, 01X	Timer mode waveform output (compare function)
	0	1	0	1XX	Timer mode (input capture fu
	1				
				Other than above	General I/O port

[Legend]

X: Don't care.

[Legend]

X: Don't care.

13.4.1 Timer Mode Operation

TRCCNT performs free-running or periodic counting operations. After a reset, TRCCNT is a free-running counter. When the CTS bit in TRCMR is set to 1, TRCCNT starts counting. When the TRCCNT value overflows from H'FFFF to H'0000, the OVF flag in TRCSR is set to 1. If OVIE in TRCIER is set to 1, an interrupt request is generated. Figure 13.2 shows an example of free-running counting.




Figure 13.2 Free-Running Counter Operation




Figure 13.3 Periodic Counter Operation

By setting a general register as an output compare register, the specified level of a signal output on the FTIOA, FTIOB, FTIOC, or FTIOD pin on compare match A, B, C, or D. The output level can be selected from 0, 1, or toggle. Figure 13.4 shows an example of TRCCNT function as a free-running counter. In this example, 1 is output on compare match A and 0 is output on compare match B. When the signal level is already at the selected output level, it is not changed on a compare match.




Figure 13.4 0 and 1 Output Example (TOA = 0, TOB = 1)

FTIOB

Output toggled

Figure 13.5 Toggle Output Example (TOA = 0, TOB = 1)

Figure 13.6 shows another example of toggled output when TRCCNT functions as a period counter on both compare matches A and B.




Figure 13.6 Toggle Output Example (TOA = 0, TOB = 1)




Figure 13.7 Input Capture Operating Example




Figure 13.8 Buffer Operation Example (Input Capture)

the same value is set in the cycle register and duty cycle register, output levels are not changed when a compare match occurs.

Figure 13.9 shows an example of operation in PWM mode. The output signals go 1 (TOC = TOD = 1) and TRCCNT is cleared on compare match A, and the output signals go 0 on compare match B, C, and D.





Figure 13.9 PWM Mode Example (1)

Figure 13.10 shows another example of operation in PWM mode. The output signals go 0 (TOC = TOD = 0) and TRCCNT is cleared on compare match A, and the output signals go 1 on compare match B, C, and D.

Figure 13.10 PWM Mode Example (2)

Figure 13.11 shows an example of buffer operation when the FTIOB pin is set to PWM mode. GRD is set as the buffer register for GRB. TRCCNT is cleared on compare match A, and FTIOB pin outputs 1 on compare match B and 0 on compare match A.

Due to the buffer operation, the FTIOB output levels are changed and the value of buffer register GRD is transferred to GRB whenever compare match B occurs. This procedure is repeated every time compare match B occurs.

**Figure 13.11 Buffer Operation Example (Output Compare)**





Figure 13.12 PWM Mode Example
(TOB, TOC, and TOD = 0: Initial Output Set to 0)



**Figure 13.13 PWM Mode Example
(TOB, TOC, and TOD = 1: Initial Output Set to 1)**

In PWM2 mode, the value of GRD is transferred to GRB on a compare match of GRA and the counter is cleared. Note, however, that the counter is only cleared when the CCLR bit in the TRCCR2 register is set to 1. Moreover, when the trigger input is enabled by the TCEG1 and TCEG0 bits in the TRCCR2, the value of GRD is transferred to GRB by the trigger signal and the counter is cleared. The input/output pins of timers which do not operate in PWM2 mode are only used as general purpose I/O ports.

Table 13.3 Pin Configuration in PWM2 Mode and GR Registers

Pin Name	Input/Output	Compare Match Register	Buffer Register
FTIOA	I/O	Port/TRGC	Port/TRGC
FTIOB	Output	GRB	GRD
		GRC	—
FTIOC	I/O	Port	Port
FTIOD	I/O	Port	Port




Figure 13.14 Block Diagram in PWM2 Mode




Figure 13.15 GRD and GRB Buffer Operating Timing in PWM2 Mode (1)

Counter clear
signal by trigger
input



Figure 13.16 GRD and GRB Buffer Operating Timing in PWM2 Mode (2)

In PWM2 mode, a pulse with a specified pulse width can be output on the FTIOB pin when a specified delay time has elapsed since the TRGC signal was asserted. An assertion of the TRGC signal starts counting up. Arbitrary values can be specified for the pulse width and delay.

Figures 13.17 and 13.18 show these examples in PWM2 mode. In these examples, the falling edge of the TRGC input is selected by TRCCR2 (setting the TCEG1 bit to 1 and clearing the TCEG0 bit to 0), TRCCNT continues counting-up on compare match A of GRA (clearing the CCLR bit in TRCCR2 to 0), and GRD is set as the buffer register (setting the BUFEB bit in TRCMR to 1). The initial value of the output signal is set to either 0 or 1 by TRCCR1 (clearing the TOB bit to 0 or setting the TOB bit to 1), TRCCNT is cleared on compare match A (setting the CCLR bit in TRCCR1 to 1), and the waveform is output from the FTIOB pin (clearing the PWM2 bit in TRCMR to 0).

When the TOB bit in TRCCR1 is cleared to 0 with the PWM2 mode function, the input signal is ignored while the FTIOB pin is driven high. Whereas, when the TOB bit is set to 1, the input signal is ignored while the FTIOB pin is driven low. The transfer from GRD to GRB is carried out on the next compare match of GRA and the TRGC input. However, if the TRGC input is canceled or the level of the TRGC input changes before the change of the FTIOB level, the transfer from GRD to GRB is not carried out.




Figure 13.17 Example (1) of TRGC Synchronous Operation in PWM2 Mode




Figure 13.18 Example (2) of TRGC Synchronous Operation in PWM2 Mode

The following is an example of stopping operation of the counter in PWM2 mode. When CSTP bit in TRCCR2 is set to 1 and the CCLR bit in TRCCR1 is set to 1, TRCCNT is cleared to H'0000 on a compare match of GRA and stops counting. Moreover, TRCCNT is forcibly counting and cleared to the initial value when the CTS bit in TRCMR is cleared to 0. Figure 13.18 shows such an example when the TOB bit in TRCCR1 is cleared to 0 and set to 1.



Figure 13.19 Example of Stopping Operation of the Counter in PWM2 Mode

The following is an example of output operation of the one-shot pulse waveform in PWM2 Mode. When the TRGC input is disabled by TRCCR2 (clearing the TCEG1 and TCEG0 bits to 0), TRCCNT is set to counting-up on compare match A of GRA (setting the CSTP bit in TRCCR1 to 1), TRCCNT is cleared on compare match A (setting the CCLR bit in TRCCR1 to 1), and the initial value of the output signal is set to 0 by TRCCR1 (clearing the TOB bit to 0), TRCCNT starts counting when the CTS bit in TRCMR is set to 1. Then, TRCCNT is cleared to H'0000 on compare match of GRA and stops counting, and the one-shot pulse waveform is output. Figure 13.20 shows such an example.




Figure 13.20 Example (1) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode




Figure 13.21 Example (2) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode




Figure 13.22 Block Diagram of Digital Filter



Figure 13.23 Count Timing for Internal Clock Source




Figure 13.24 Count Timing for External Clock Source




Figure 13.25 Output Compare Output Timing




Figure 13.26 Input Capture Input Signal Timing

13.5.4 Timing of Counter Clearing by Compare Match

Figure 13.27 shows the timing when the counter is cleared by compare match A. When the value is N, the counter counts from 0 to N, and its cycle is N + 1.




Figure 13.27 Timing of Counter Clearing by Compare Match




Figure 13.28 Buffer Operation Timing (Compare Match)




Figure 13.29 Buffer Operation Timing (Input Capture)

Figure 13.30 shows the timing of the IMFA to IMFD flag setting at compare match.




Figure 13.30 Timing of IMFA to IMFD Flag Setting at Compare Match




Figure 13.31 Timing of IMFA to IMFD Flag Setting at Input Capture




Figure 13.32 Timing of Status Flag Clearing by CPU

takes priority and the write is not performed, as shown in figure 13.33. If counting-up is generated in the TRCCNT write cycle to contend with the TRCCNT counting-up, write takes precedence.

3. TRCCNT may erroneously count up when switching internal clocks. TRCCNT counts on the rising edge of the divided system clock (ϕ) when the internal clock is selected. If clock is switched as shown in figure 13.34, the change from the low level of the previous clock to the high level of the new clock is considered as the rising edge. In this case, TRCCNT counts up erroneously.
4. If timer RC enters the module standby mode while an interrupt is being requested, the request cannot be cleared. Before entering the module standby mode, disable interrupt requests.




Figure 13.33 Contention between TRCCNT Write and Clear

5. The TOA to TOD bits in TRCCR1 decide the value of the FTIO pin, which is output until the first compare match occurs. Once a compare match occurs and this compare match changes the values of FTIOA to FTIOD output, the values of the FTIOA to FTIOD pin output and the values read from the TOA to TOD bits may differ. Moreover, when the writing to TRCCR1 and the generation of the compare match A to D occur at the same timing, the writing to TRCCR1 has the priority. Thus, output change due to the compare match is not reflected to FTIOA to FTIOD pins. Therefore, when bit manipulation instruction is used to write to TRCCR1, the values of the FTIOA to FTIOD pin output may result in an unexpected value. When TRCCR1 is to be written to while compare match is operating, stop the counter before accessing to TRCCR1, read the port 8 state to reflect the values of FTIOA to FTIOD output, to TOA to TOD, and then restart the counter. Figure 13.35 shows an example of a compare match and the bit manipulation instruction to TRCCR1 occur at the same time.





Figure 13.35 When Compare Match and Bit Manipulation Instruction to TRCCR1 Occur at the Same Timing

14.1 Features

- Capability to process up to eight inputs/outputs 0
- Eight general registers (GR): four registers for each channel
 - Independently assignable output compare or input capture functions
- Selection of seven counter clock sources: six internal clocks (ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, and $\phi/64$), and one external clock source, which is a 40-MHz/32-MHz clock derived from the on-chip oscillator) and an external clock source
- Seven selectable operating modes
 - Timer mode
 - Output compare function (Selection of 0 output, 1 output, or toggle output)
 - Input capture function (Rising edge, falling edge, or both edges)
 - Synchronous operation
 - Timer counters_0 and _1 (TRDCNT_0 and TRDCNT_1) can be written simultaneously.
 - Simultaneous clearing by compare match or input capture is possible.
 - PWM mode
 - Up to six-phase PWM output can be provided with desired duty ratio.
 - PWM3 mode
 - One-phase PWM output for non-overlapped normal and counter phases
 - Reset synchronous PWM mode
 - Three-phase PWM output for normal and counter phases
 - Complementary PWM mode
 - Three-phase PWM output for non-overlapped normal and counter phases
 - The A/D conversion start trigger can be set for PWM cycles.
 - Buffer operation
 - The input capture register can be consisted of double buffers.
 - The output compare register can automatically be modified.

Counter clearing function		Compare match/input capture of GRA_0, GRB_0, GRC_0, or GRD_0	Compare match/input capture of GRA_1, GRB_1, GRC_1, or GRD_1
Compare match output	0 output	Yes	Yes
	1 output	Yes	Yes
	output	Yes	Yes
Input capture function		Yes	Yes
Synchronous operation		Yes	Yes
PWM mode		Yes	Yes
PWM3 mode		Yes	Yes
Reset synchronous PWM mode		Yes	Yes
Complementary PWM mode		Yes	Yes
Buffer function		Yes	Yes
Interrupt sources		Compare match/ input capture A0 to D0 Overflow	Compare match/ input capture A1 to D1 Overflow Underflow


		FTIOD1
	Shared by channels 0 and 1	$\overline{\text{TRDOI}}_0$
Timer RD_1	2	FTIOA2
		FTIOB2
		FTIOC2
		FTIOD2
	3	FTIOA3
		FTIOB3
		FTIOC3
		FTIOD3
	Shared by channels 2 and 3	$\overline{\text{TRDOI}}_1$



[Legend]

- TRDSTR: Timer RD start register (8 bits)
- TRDMDR: Timer RD mode register (8 bits)
- TRDPMR: Timer RD PWM mode register (8 bits)
- TRDFCR: Timer RD function control register (8 bits)
- TRDOER1: Timer RD output master enable register 1 (8 bits)
- TRDOER2: Timer RD output master enable register 2 (8 bits)
- TRDOCR: Timer RD output control register (8 bits)
- ADTRG: A/D conversion start trigger output signal
- ITMRD0: Channel 0 interrupt
- ITMRD1: Channel 1 interrupt


Figure 14.1 Timer RD Block Diagram



[Legend]

- TRDCNT_0: Timer RD counter_0 (16 bits)
- GRA_0, GRB_0, General registers A_0, B_0, C_0, and D_0
- GRC_0, GRD_0: (input capture/output compare registers: 16 bits × 4)
- TRDCR_0: Timer RD control register_0 (8 bits)
- TRDIORA_0: Timer RD I/O control register A_0 (8 bits)
- TRDIORC_0: Timer RD I/O control register C_0 (8 bits)
- TRDSR_0: Timer RD status register_0 (8 bits)
- TRDIER_0: Timer RD interrupt enable register_0 (8 bits)
- POCR_0: PWM mode output level control register_0 (8 bits)
- TRDDF_0: Timer RD digital filtering function select register_0 (8 bits)
- ITMRD0: Channel 0 interrupt

Figure 14.2 Timer RD (Channel 0) Block Diagram



[Legend]

- TRDCNT_1: Timer RD counter_1 (16 bits)
- GRA_1, GRB_1, GRC_1, GRD_1: General registers A_1, B_1, C_1, and D_1
- GRC_1, GRD_1: (input capture/output compare registers: 16 bits × 4)
- TRDCR_1: Timer RD control register_1 (8 bits)
- TRDIORA_1: Timer RD I/O control register A_1 (8 bits)
- TRDIORC_1: Timer RD I/O control register C_1 (8 bits)
- TRDSR_1: Timer RD status register_1 (8 bits)
- TRDIER_1: Timer RD interrupt enable register_1 (8 bits)
- POCR_1: PWM mode output level control register_1 (8 bits)
- TRDDF_1: Timer RD digital filtering function select register_1 (8 bits)
- ITMRD1: Channel 1 interrupt

Figure 14.3 Timer RD (Channel 1) Block Diagram

output compare B0			input capture input, or PWM output
Input capture/ output compare C0	FTIOC0	Input/output	GRC_0 output compare output, input capture input, or PWM synchronous output (in reset synchronous PWM and complementary PWM modes)
Input capture/ output compare D0	FTIOD0	Input/output	GRD_0 output compare output, input capture input, or PWM output
Input capture/ output compare A1	FTIOA1	Input/output	GRA_1 output compare output, input capture input, or PWM output (in reset synchronous PWM and complementary PWM modes)
Input capture/ output compare B1	FTIOB1	Input/output	GRB_1 output compare output, input capture input, or PWM output
Input capture/ output compare C1	FTIOC1	Input/output	GRC_1 output compare output, input capture input, or PWM output
Input capture/ output compare D1	FTIOD1	Input/output	GRD_1 output compare output, input capture input, or PWM output
Timer output control	$\overline{\text{TRDOI}}$	Input	Input pin for timer output disable signal

- Timer RD output master enable register 2 (TRDOER2)
- Timer RD output control register (TRDOCR)

Channel 0

- Timer RD control register_0 (TRDCR_0)
- Timer RD I/O control register A_0 (TRDIORA_0)
- Timer RD I/O control register C_0 (TRDIORC_0)
- Timer RD status register_0 (TRDSR_0)
- Timer RD interrupt enable register_0 (TRDIER_0)
- PWM mode output level control register_0 (POCR_0)
- Timer RD digital filtering function select register_0 (TRDDF_0)
- Timer RD counter_0 (TRDCNT_0)
- General register A_0 (GRA_0)
- General register B_0 (GRB_0)
- General register C_0 (GRC_0)
- General register D_0 (GRD_0)

Channel 1

- Timer RD control register_1 (TRDCR_1)
- Timer RD I/O control register A_1 (TRDIORA_1)
- Timer RD I/O control register C_1 (TRDIORC_1)
- Timer RD status register_1 (TRDSR_1)
- Timer RD interrupt enable register_1 (TRDIER_1)
- PWM mode output level control register_1 (POCR_1)
- Timer RD digital filtering function select register_1 (TRDDF_1)

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1, and cannot be modified.
3	CSTPN1	1	R/W	Channel 1 Counter Stop 0: Counting is stopped on a compare match of TRDCNT_1 and GRA_1 1: Counting is continued on a compare match of TRDCNT_1 and GRA_1 Set this bit to 1 to restart counting after the counter has been stopped on a compare match.
2	CSTPN0	1	R/W	Channel 0 Counter Stop 0: Counting is stopped on a compare match of TRDCNT_0 and GRA_0 1: Counting is continued on a compare match of TRDCNT_0 and GRA_0 Set this bit to 1 to restart counting after the counter has been stopped on a compare match.

0	STR0	0	R/W	<p>while CSTPN1 = 0</p> <p>Channel 0 Counter Start</p> <p>TRDCNT_0 stops counting when this bit is 0, performs counting when this bit is 1.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> • When 1 is written in STR0 <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When 0 is written in STR0 while CSTPN0 • When the compare match A0 signal is generated while CSTPN0 = 0
---	------	---	-----	--




Figure 14.4 Example (1) of Stopping Operation of the Counter (in PWM3 Mode)




Figure 14.5 Example (2) of Stopping Operation of the Counter (in PWM3 Mode)




Figure 14.6 Example of Starting and Stopping Operations of Counters (in PWM)

6	BFC1	0	R/W	<p>Buffer Operation C1</p> <p>0: GRC_1 operates normally</p> <p>1: GRA_1 and GRD_1 are used together for buffer operation</p>
5	BFD0	0	R/W	<p>Buffer Operation D0</p> <p>0: GRD_0 operates normally</p> <p>1: GRB_0 and GRD_0 are used together for buffer operation</p>
4	BFC0	0	R/W	<p>Buffer Operation C0</p> <p>0: GRC_0 operates normally</p> <p>1: GRA_0 and GRC_0 are used together for buffer operation</p>
3 to 1	—	All 1	—	<p>Reserved</p> <p>These bits are always read as 1, and cannot be modified.</p>
0	SYNC	0	R/W	<p>Timer Synchronization</p> <p>0: TRDCNT_1 and TRDCNT_0 operate as independent timer counters</p> <p>1: TRDCNT_1 and TRDCNT_0 operate synchronously</p> <p>TRDCNT_1 and TRDCNT_0 can be pre-set and cleared synchronously</p>

5	PWMC1	0	R/W	1: FTIOD1 operates in PWM mode 0: FTIOC1 operates normally 1: FTIOC1 operates in PWM mode
4	PWMB1	0	R/W	PWM Mode B1 0: FTIOB1 operates normally 1: FTIOB1 operates in PWM mode
3	—	1	—	Reserved This bit is always read as 1, and cannot be m
2	PWMD0	0	R/W	PWM Mode D0 0: FTIOD0 operates normally 1: FTIOD0 operates in PWM mode
1	PWMC0	0	R/W	PWM Mode C0 0: FTIOC0 operates normally 1: FTIOC0 operates in PWM mode
0	PWMB0	0	R/W	PWM Mode B0 0: FTIOB0 operates normally 1: FTIOB0 operates in PWM mode

This bit is valid when both bits CMD1 and CMD2 are cleared to 0. When PWM3 mode is selected, TRDIORA, and TRDIORC are invalid.

6	STCLK	0	R/W	External Clock Input Select 0: External clock input is disabled 1: External clock input is enabled
5	ADEG	0	R/W	A/D Trigger Edge Select The A/D converter registers should be set so that conversion is started by an external trigger. 0: The A/D trigger signal is asserted when TRDI matches GRA_0 in complementary PWM mode 1: The A/D trigger signal is asserted when TRDI underflows in complementary PWM mode
4	ADTRG	0	R/W	External Trigger Disable 0: A/D trigger for PWM cycles is disabled in complementary PWM mode 1: A/D trigger for PWM cycles is enabled in complementary PWM mode
3	OLS1	0	R/W	Output Level Select 1 Selects the counter-phase output levels in resynchronized synchronous PWM mode or complementary PWM mode. 0: Initial output is high and the active level is low 1: Initial output is low and the active level is high

1	CMD1	0	R/W	Combination Mode 1 and 0
0	CMD0	0	R/W	00: Channel 0 and channel 1 operate normally 01: Channel 0 and channel 1 are used together and operate in reset synchronous PWM mode 10: Channel 0 and channel 1 are used together and operate in complementary PWM mode (trailing edge aligned) when TRDCNT_0 matches GRA_0 11: Channel 0 and channel 1 are used together and operate in complementary PWM mode (trailing edge aligned) when TRDCNT_1 underflows
<p>Note: When the reset synchronous PWM mode and complementary PWM mode is selected by the TRDPMR bits, this setting has the priority to the settings of TRDCNT_0 and TRDCNT_1 before making the settings for reset synchronous PWM mode and complementary PWM mode.</p>				




Figure 14.7 Example of Outputs in Reset Synchronous PWM Mode and Complementary PWM Mode

14.3.5 Timer RD Output Master Enable Register 1 (TRDOER1)

TRDOER1 enables/disables the outputs for channel 0 and channel 1. When $\overline{\text{TRDOI}}$ is set to 1, if a low level signal is input to $\overline{\text{TRDOI}}$, the bits in TRDOER1 are set to 1 to disable output for timer RD.

Bit	Bit Name	Initial Value	R/W	Description
7	ED1	1	R/W	Master Enable D1 0: FTIOD1 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORC_1 settings. 1: FTIOD1 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORC_1 settings (FTIOD1 pin is operated as an I/O port).
6	EC1	1	R/W	Master Enable C1 0: FTIOC1 pin output is enabled according to the TRDPMR, TRDFCR, and TRDIORC_1 settings. 1: FTIOC1 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORC_1 settings (FTIOC1 pin is operated as an I/O port).

				1: FTIOA1 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORA_1 settings (FTIOA1 pin is operated as an I/O port).
3	ED0	1	R/W	<p>Master Enable D0</p> <p>0: FTIOD0 pin output is enabled according to TRDPMR, TRDFCR, and TRDIORC_0 settings</p> <p>1: FTIOD0 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORC_0 settings (FTIOD0 pin is operated as an I/O port).</p>
2	EC0	1	R/W	<p>Master Enable C0</p> <p>0: FTIOC0 pin output is enabled according to TRDPMR, TRDFCR, and TRDIORC_0 settings</p> <p>1: FTIOC0 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORC_0 settings (FTIOC0 pin is operated as an I/O port).</p>
1	EB0	1	R/W	<p>Master Enable B0</p> <p>0: FTIOB0 pin output is enabled according to TRDPMR, TRDFCR, and TRDIORA_0 settings</p> <p>1: FTIOB0 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORA_0 settings (FTIOB0 pin is operated as an I/O port).</p>
0	EA0	1	R/W	<p>Master Enable A0</p> <p>0: FTIOA0 pin output is enabled according to TRDPMR, TRDFCR, and TRDIORA_0 settings</p> <p>1: FTIOA0 pin output is disabled regardless of TRDPMR, TRDFCR, and TRDIORA_0 settings (FTIOA0 pin is operated as an I/O port).</p>

14.3.7 Timer RD Output Control Register (TRDOCR)

TRDOCR selects the initial outputs before the first occurrence of a compare match. Note OLS1 and OLS0 in TRDFCR set these initial outputs in reset synchronous PWM mode a complementary PWM mode.

In PWM3 mode, TRDOCR selects the output level on the FTIOB0 pin.

Bit	Bit Name	Initial Value	R/W	Description
7	TOD1	0	R/W	Output Level Select D1 0: 0 output at the FTIOD1 pin* 1: 1 output at the FTIOD1 pin*
6	TOC1	0	R/W	Output Level Select C1 0: 0 output at the FTIOC1 pin* 1: 1 output at the FTIOC1 pin*
5	TOB1	0	R/W	Output Level Select B1 0: 0 output at the FTIOB1 pin* 1: 1 output at the FTIOB1 pin*

					1: 1 output at the FTIOC0 pin*
1	TOB0	0	R/W	Output Level Select B0	<ul style="list-style-type: none"> In modes other than PWM3 mode 0: 0 output at the FTIOB0 pin* 1: 1 output at the FTIOB0 pin* <ul style="list-style-type: none"> In PWM3 mode 0: 1 output at the FTIOB0 pin on GRB_1 compare match and 0 output at the FTIOB0 pin on G compare match 1: 0 output at the FTIOB0 pin on GRB_1 compare match and 1 output at the FTIOB0 pin on G compare match
0	TOA0	0	R/W	Output Level Select A0	<ul style="list-style-type: none"> In modes other than PWM3 mode 0: 0 output at the FTIOA0 pin* 1: 1 output at the FTIOA0 pin* <ul style="list-style-type: none"> In PWM3 mode 0: 1 output at the FTIOB0 pin on GRA_1 compare match and 0 output at the FTIOB0 pin on G compare match 1: 0 output at the FTIOB0 pin on GRA_1 compare match and 1 output at the FTIOB0 pin on G compare match

Note: * The change of the setting is immediately reflected in the output value.

set to 1. When TRDCNT_1 underflows, an UDF flag in TRDSR is set to 1. The TRDCNT_1 and TRDCNT_2 counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit. TRDCNT is initialized to H'0000 by a reset.

14.3.9 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)

GR are 16-bit registers. Timer RD has eight general registers (GR), four for each channel. The GR registers are dual function 16-bit readable/writable registers, functioning as either output compare registers or input capture registers. Functions can be switched by TRDIORA and TRDIORC.

The values in GR and TRDCNT are constantly compared with each other when the GR registers are used as output compare registers. When the both values match, the IMFA to IMFD flags in the TRDSR and TSR are set to 1. Compare match outputs can be selected by TRDIORA and TRDIORC.

When the GR registers are used as input capture registers, the TRDCNT value is stored in the GR registers when detecting external signals. At this point, IMFA to IMFD flags in the corresponding TRDSR and TSR are set to 1. Detection edges for input capture signals can be selected by TRDIORA and TRDIORC.

When PWM mode, complementary PWM mode, or reset synchronous PWM mode is selected, the values in TRDIORA and TRDIORC are ignored. Upon reset, the GR registers are set as output compare registers (no output) and initialized to H'FFFF. The GR registers cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit.

capture

010: Clears TRDCNT by GRB compare match capture*¹

011: Synchronization clear; Clears TRDCNT timer*² synchronous with counter clearing of the channel's timer*²

100: Disables TRDCNT clearing

101: Clears TRDCNT by GRC compare match capture*¹

110: Clears TRDCNT by GRD compare match capture*¹

111: Synchronization clear; Clears TRDCNT timer*² synchronous with counter clearing of the channel's timer*²

4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	00: Count at rising edge 01: Count at falling edge 1X: Count at both edges

111: Reserved (setting prohibited)

- Notes:
1. When selecting the internal clock ϕ_1 , subclock is counted in subactive and subsleep modes.
 2. When selecting the internal clock ϕ_4 , chip oscillator should be in operation. When switching the clock, the counter should be halted.

[Legend] X: Don't care

- Notes:
1. When GR functions as an output compare register, TRDCNT is cleared by compare match. When GR functions as input capture, TRDCNT is cleared by input capture.
 2. Synchronous operation is set by TRDMDR.

When an input capture register is selected, an input edge of an input capture signal
 TRDIORA also selects the function of FTIOA or FTIOB pin.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Reserved This bit is always read as 1.
6	IOB2	0	R/W	I/O Control B2 Selects the GRB function. 0: GRB functions as an output compare register 1: GRB functions as an input capture register
5	IOB1	0	R/W	I/O Control B1 and B0
4	IOB0	0	R/W	When IOB2 = 0, 00: No output at compare match 01: 0 output to the FTIOB pin at GRB compare match 10: 1 output to the FTIOB pin at GRB compare match 11: Output toggles to the FTIOB pin at GRB compare match When IOB2 = 1, 00: Input capture to GRB at rising edge at the FTIOB pin 01: Input capture to GRB at falling edge at the FTIOB pin 1X: Input capture to GRB at rising and falling edges at the FTIOB pin

00: No output at compare match

01: 0 output to the FTIOA pin at GRA compare

10: 1 output to the FTIOA pin at GRA compare

11: Output toggles to the FTIOA pin at GRA compare match

When IOA2 = 1,

00: Input capture to GRA at rising edge at the FTIOA pin

01: Input capture to GRA at falling edge at the FTIOA pin

1X: Input capture to GRA at rising and falling edges at the FTIOA pin

[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the settings of the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of both registers should be the same.

				0: GRD is used as GR for the FTIOB pin 1: GRD is used as GR for the FTIOD pin
6	IOD2	0	R/W	I/O Control D2 Selects the GRD function. 0: GRD functions as an output compare register 1: GRD functions as an input capture register
5	IOD1	0	R/W	I/O Control D1 and D0
4	IOD0	0	R/W	When IOD3 = 0, 00: No output at compare match 01: 0 output to the FTIOB pin at GRD compare match 10: 1 output to the FTIOB pin at GRD compare match 11: Output toggles to the FTIOB pin at GRD compare match When IOD3 = 1 and IOD2 = 0, 00: No output at compare match 01: 0 output to the FTIOD pin at GRD compare match 10: 1 output to the FTIOD pin at GRD compare match 11: Output toggles to the FTIOD pin at GRD compare match When IOD3 = 1 and IOD2 = 1, 00: Input capture to GRD at rising edge at the FTIOB pin 01: Input capture to GRD at falling edge at the FTIOB pin 1X: Input capture to GRD at rising and falling edges at the FTIOD pin

1	IOC1	0	R/W	I/O Control C1 and C0
0	IOC0	0	R/W	When IOC3 = 0, 00: No output at compare match 01: 0 output to the FTIOA pin at GRC compare match 10: 1 output to the FTIOA pin at GRC compare match 11: Output toggles to the FTIOA pin at GRC compare match When IOC3 = 1 and IOC2 = 0, 00: No output at compare match 01: 0 output to the FTIOC pin at GRC compare match 10: 1 output to the FTIOC pin at GRC compare match 11: Output toggles to the FTIOC pin at GRC compare match When IOC3 = 1 and IOC2 = 1, 00: Input capture to GRC at rising edge at the FTIOA pin 01: Input capture to GRC at falling edge at the FTIOA pin 1X: Input capture to GRC at rising and falling edge at the FTIOC pin

[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the settings of the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of both registers should be the same.

These bits are always read as 1.

5	UDF*	0	R/W	Underflow Flag [Setting condition] <ul style="list-style-type: none"> When TRDCNT_1 underflows [Clearing condition] <ul style="list-style-type: none"> When 0 is written to UDF after reading UD
4	OVF	0	R/W	Overflow Flag [Setting condition] <ul style="list-style-type: none"> When the TRDCNT value underflows [Clearing condition] <ul style="list-style-type: none"> When 0 is written to OVF after reading OV
3	IMFD	0	R/W	Input Capture/Compare Match Flag D [Setting conditions] <ul style="list-style-type: none"> When TRDCNT = GRD and GRD is functioning as an input capture register When TRDCNT = GRD while the FTIOD pin operates in PWM mode When TRDCNT = GRD in PWM3 mode, non-synchronous PWM mode, or complementary mode When TRDCNT value is transferred to GRD as a capture signal and GRD is functioning as a capture register [Clearing condition] <ul style="list-style-type: none"> When 0 is written to IMFD after reading IM

mode

- When TRDCNT value is transferred to GRB capture signal and GRC is functioning as input capture register

[Clearing condition]

- When 0 is written to IMFC after reading IMFC

1	IMFB	0	R/W
---	------	---	-----

Input Capture/Compare Match Flag B

[Setting conditions]

- When TRDCNT = GRB and GRB is functioning as input capture register
- When TRDCNT = GRB while the FTIOB pin operates in PWM mode
- When TRDCNT = GRB in PWM mode, PWM mode, reset synchronous PWM mode, or complementary PWM mode (in reset synchronous PWM mode, however, while TRDCNT_0 = GRB_0 and TRDCNT_0 = GRB_0)
- When TRDCNT value is transferred to GRB capture signal and GRB is functioning as input capture register

[Clearing condition]

- When 0 is written to IMFB after reading IMFB
-

and TRDCNT_0 = GRA_0)

- When TRDCNT value is transferred to GRA capture signal and GRA is functioning as capture register

[Clearing condition]

- When 0 is written to IMFA after reading IM

Note: Bit 5 is not the UDF flag in TRDSR_0. It is a reserved bit. It is always read as 1.

				0: Interrupt requests (OVI) by OVF or UDF flag disabled 1: Interrupt requests (OVI) by OVF or UDF flag enabled
3	IMIED	0	R/W	Input Capture/Compare Match Interrupt Enable 0: Interrupt requests (IMID) by IMFD flag are disabled 1: Interrupt requests (IMID) by IMFD flag are enabled
2	IMIEC	0	R/W	Input Capture/Compare Match Interrupt Enable 0: Interrupt requests (IMIC) by IMFC flag are disabled 1: Interrupt requests (IMIC) by IMFC flag are enabled
1	IMIEB	0	R/W	Input Capture/Compare Match Interrupt Enable 0: Interrupt requests (IMIB) by IMFB flag are disabled 1: Interrupt requests (IMIB) by IMFB flag are enabled
0	IMIEA	0	R/W	Input Capture/Compare Match Interrupt Enable 0: Interrupt requests (IMIA) by IMFA flag are disabled 1: Interrupt requests (IMIA) by IMFA flag are enabled

				0: The output level of FTIOD is low-active 1: The output level of FTIOD is high-active
1	POLC	0	R/W	PWM Mode Output Level Control C 0: The output level of FTIOC is low-active 1: The output level of FTIOC is high-active
0	POLB	0	R/W	PWM Mode Output Level Control B 0: The output level of FTIOB is low-active 1: The output level of FTIOB is high-active

6	DFCK0	0	R/W	filter. 00: $\phi/32$ 01: $\phi/8$ 10: ϕ 11: Clock specified by bits TPSC2 to TPSC0 in
5	—	0	—	Reserved
4	—	0	—	These bits are always read as 0.
3	DFD	0	R/W	Enables or disables the digital filter for the FTIC 0: Disables the digital filter 1: Enables the digital filter
2	DFC	0	R/W	Enables or disables the digital filter for the FTIC 0: Disables the digital filter 1: Enables the digital filter
1	DFB	0	R/W	Enables or disables the digital filter for the FTIC 0: Disables the digital filter 1: Enables the digital filter
0	DFA	0	R/W	Enables or disables the digital filter for the FTIC 0: Disables the digital filter 1: Enables the digital filter




Figure 14.8 Accessing Operation of 16-Bit Register (between CPU and TRDCNTL)

(2) 8-Bit Register

Registers other than TRDCNT and GR are 8-bit registers that are connected internally with CPU in an 8-bit width. Figure 14.9 shows an example of accessing the 8-bit registers.




Figure 14.9 Accessing Operation of 8-Bit Register (between CPU and TRDSTR)

- Enables PWM3 mode operation by setting the PWM3 bit in TRDFCR
- Reset synchronous PWM mode operation
 - Enables reset synchronous PWM mode operation by setting the CMD1 and CMD0 bits in TRDFCR
- Complementary PWM mode operation
 - Enables complementary PWM mode operation by setting the CMD1 and CMD0 bits in TRDFCR

The FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins indicate the timer operation mode by the register setting.

- FTIOA0 pin

Register Name	TRDOER1		TRCMR		TRDIORA	
Bit Name	EA0	STCLK	CMD1, CMD0	PWM3	IOA2 to IOA0	Function
Setting values	0	0	00	0	XXX	PWM3 mode wavef
	0	0	00	1	001, 01X	Timer mode wavef (output compare fu
	0	1	XX	1	1XX	Timer mode (input function)
	1					
	Other than above					General I/O port

[Legend]

X: Don't care.

0	00	1	1	XXX	PWM mode wa out
0	00	1	0	001, 01X	Timer mode wa output (output function)
0	00	1	0	1XX	Timer mode (in function)
1					
Other than above					General I/O po

[Legend]

X: Don't care.

0	00	1	0	001, 01X	Timer mode wa output (output c function)
0	00	1	0	1XX	Timer mode (inp function)
1					
Other than above					General I/O port

[Legend]

X: Don't care.

0	00	1	0	001, 01X	Timer mode waveform output (output function)
0	00	1	0	1XX	Timer mode (input capture function)
1					
Other than above					General I/O port

[Legend]

X: Don't care.

- FTIOA1 pin

Register Name	TRDOER1	TRDFCR		TRDIORA	
Bit Name	EA1	CMD1, CMD0	PWM3	IOA2 to IOA0	Function
Setting values	0	10, 11	X	XXX	Complementary PWM mode output
	0	01	X	XXX	Reset synchronous PWM mode output
	0	00	1	001, 01X	Timer mode waveform output (compare function)
	0	00	1	1XX	Timer mode (input capture function)
	1	Other than above			General I/O port

[Legend]

X: Don't care.

0	00	1	0	001, 01X	Timer mode wave (output compare f
0	00	1	0	1XX	Timer mode (inpu function)
1					
Other than above					General I/O port

[Legend]

X: Don't care.

- FTIOC1 pin

Register Name	TRDOER1	TRDFCR	TRDPMR	TRDIORC		
Bit Name	EC1	CMD1, CMD0	PWM3	PWMC1	IOC2 to IOC0	Function
Setting values	0	10, 11	X	X	XXX	Complementary P waveform output
	0	01	X	X	XXX	Reset synchronou mode waveform o
	0	00	1	1	XXX	PWM mode wave
	0	00	1	0	001, 01X	Timer mode wave (output compare f
	0	00	1	0	1XX	Timer mode (inpu function)
	1					
Other than above					General I/O port	


[Legend]

X: Don't care.

0	00	1	0	001, 01X	Timer mode wav (output compare
0	00	1	0	1XX	Timer mode (inp function)
1					
Other than above					General I/O port

[Legend]

X: Don't care.



- [2] For periodic counter operation, set the TRDCNT clearing source with CCLR2 to CCLR0 in TRDCR.
- [3] Designate the general register selected in [2] as an output compare register by means of TRDIOR.
- [4] Set the periodic counter cycle in the general register selected in [2].
- [5] Set the STR bit in TRDSTR to 1 to start the counter operation.

Figure 14.10 Example of Counter Operation Setting Procedure




Figure 14.11 Free-Running Counter Operation

When compare match is selected as the TRDCNT clearing source, the TRDCNT counter relevant channel performs periodic count operation. The GR registers for setting the period are designated as output compare registers, and counter clearing by compare match is selected by means of bits CCLR1 and CCLR0 in TRDCR. After the settings have been made, TRDCNT performs an increment operation as a periodic counter when the corresponding bit in TRDSTR is set to 1. When the count value matches the value in GR, the IMFA, IMFB, IMFC, or IMFD flag is set to 1 and TRDCNT is cleared to H'0000.

If the value of the corresponding IMIEA, IMIEB, IMIEC, or IMIED bit in TRDIER is 1, timer RD requests an interrupt. After a compare match, TRDCNT starts an increment operation again from H'0000.




Figure 14.12 Periodic Counter Operation

(2) TRDCNT Count Timing

- Internal clock operation

A system clock (ϕ), four types of clocks ($\phi/2$, $\phi/4$, $\phi/8$, or $\phi/32$) that are generated by the system clock, or on-chip oscillator clock (ϕ_{40M}) can be selected by bits TPSC2 to TPSC5 in TRDCR.

Figure 14.13 illustrates this timing.




Figure 14.13 Count Timing at Internal Clock Operation




Figure 14.14 Count Timing at External Clock Operation (Both Edges Detected)

14.4.2 Waveform Output by Compare Match

Timer RD can perform 0, 1, or toggle output from the corresponding FTIOA, FTIOB, FTIOC, or FTIOD output pin using compare match A, B, C, or D.

Figure 14.15 shows an example of the setting procedure for waveform output by compare match.




Figure 14.15 Example of Setting Procedure for Waveform Output by Compare Match




Figure 14.16 Example of 0 Output/1 Output Operation

Figure 14.17 shows an example of toggle output.

In this example, TRDCNT has been designated as a periodic counter (with counter clearing compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.

Figure 14.17 Example of Toggle Output Operation

(2) Output Compare Timing

The compare match signal is generated in the last state in which TRDCNT and GR match (i.e., when TRDCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TRDIOR is output at the compare match output pin (FTIOA, FTIOB, FTIOC, or FTIOD). When TRDCNT matches GR, the compare match signal is generated only after the next TRDCNT input clock pulse is input.

Figure 14.18 shows an example of the output compare timing.




Figure 14.18 Output Compare Timing




Figure 14.19 Example of Input Capture Operation Setting Procedure




Figure 14.20 Example of Input Capture Operation



Figure 14.21 Input Capture Signal Timing




Figure 14.22 Example of Synchronous Operation Setting Procedure




Figure 14.23 Example of Synchronous Operation

14.4.5 PWM Mode

In PWM mode, PWM waveforms are output from the FTIOB, FTIOC, and FTIOD outputs with GRA as a cycle register and GRB, GRC, and GRD as duty registers. The initial output of the corresponding pin depends on the setting values of TRDOCR and POOCR. Table 14.4 shows an example of the initial output level of the FTIOB0 pin.

The output level is determined by the POLB to POLD bits corresponding to POOCR. When POLB is 0, the FTIOB output pin is set to 0 by compare match B and set to 1 by compare match A. When POLB is 1, the FTIOB output pin is set to 1 by compare match B and cleared to 0 by compare match A. In PWM mode, maximum 6-phase PWM outputs are possible.

Figure 14.24 shows an example of the PWM mode setting procedure.




Figure 14.24 Example of PWM Mode Setting Procedure




Figure 14.25 Example of PWM Mode Operation (1)




Figure 14.26 Example of PWM Mode Operation (2)




Figure 14.27 Example of PWM Mode Operation (3)





Figure 14.28 Example of PWM Mode Operation (4)

Table 14.5 Output Pins in Reset Synchronous PWM Mode

Channel	Pin Name	Input/Output	Pin Function
0	FTIOC0	Output	Toggle output in synchronous with PWM cycle
0	FTIOB0	Output	PWM output 1
0	FTIOD0	Output	PWM output 1 (counter-phase waveform of PWM output 1)
1	FTIOA1	Output	PWM output 2
1	FTIOC1	Output	PWM output 2 (counter-phase waveform of PWM output 2)
1	FTIOB1	Output	PWM output 3
1	FTIOD1	Output	PWM output 3 (counter-phase waveform of PWM output 3)

Table 14.6 Register Settings in Reset Synchronous PWM Mode

Register	Description
TRDCNT_0	Initial setting of H'0000
TRDCNT_1	Not used (independently operates)
GRA_0	Sets counter cycle of TRDCNT_0
GRB_0	Set a changing point of the PWM waveform output from pins FTIOB0 and FTIOD0.
GRA_1	Set a changing point of the PWM waveform output from pins FTIOA1 and FTIOC1.
GRB_1	Set a changing point of the PWM waveform output from pins FTIOB1 and FTIOD1.




Figure 14.29 Example of Reset Synchronous PWM Mode Setting Procedure




Figure 14.30 Example of Reset Synchronous PWM Mode Operation (OLS0 = OL




Figure 14.31 Example of Reset Synchronous PWM Mode Operation (OLS0 = 0)

In reset synchronous PWM mode, TRDCNT_0 and TRDCNT_1 perform increment and independent operations, respectively. However, GRA_1 and GRB_1 are separated from TRDCNT_1. When a compare match occurs between TRDCNT_0 and GRA_0, a count is cleared and an increment operation is restarted from H'0000.

The PWM pin outputs 0 or 1 whenever a compare match between GRB_0, GRA_1, GRB_1, TRDCNT_0 or counter clearing occur.

For details on operations when reset synchronous PWM mode and buffer operation are simultaneously set, refer to section 14.4.9, Buffer Operation.

Table 14.7 Output Pins in Complementary PWM Mode

Channel	Pin Name	Input/Output	Pin Function
0	FTIOC0	Output	Toggle output in synchronous with PWM cycle
0	FTIOB0	Output	PWM output 1
0	FTIOD0	Output	PWM output 1 (counter-phase waveform non-overlapped with PWM output 1)
1	FTIOA1	Output	PWM output 2
1	FTIOC1	Output	PWM output 2 (counter-phase waveform non-overlapped with PWM output 2)
1	FTIOB1	Output	PWM output 3
1	FTIOD1	Output	PWM output 3 (counter-phase waveform non-overlapped with PWM output 3)

Table 14.8 Register Settings in Complementary PWM Mode

Register	Description
TRDCNT_0	Initial setting of non-overlapped periods (non-overlapped periods are different with TRDCNT_1)
TRDCNT_1	Initial setting of H'0000
GRA_0	Sets (upper limit value – 1) of TRDCNT_0
GRB_0	Set a changing point of the PWM waveform output from pins FTIOB0 and FTIOD0.
GRA_1	Set a changing point of the PWM waveform output from pins FTIOA1 and FTIOC1.
GRB_1	Set a changing point of the PWM waveform output from pins FTIOB1 and FTIOD1.




Figure 14.32 Example of Complementary PWM Mode Setting Procedure

(1) Canceling Procedure of Complementary PWM Mode

Figure 14.33 shows the complementary PWM mode canceling procedure.




Figure 14.33 Canceling Procedure of Complementary PWM Mode




Figure 14.34 Example of Complementary PWM Mode Operation (1)




Figure 14.35 Example of Complementary PWM Mode Operation (2)




Figure 14.36 Timing of Overshooting




Figure 14.37 Timing of Undershooting

1. Initial value
 - H'0000 to T – 1 (T: Initial value of TRDCNT_0) must not be set for the initial value.
 - GRA_0 – (T – 1) or more must not be set for the initial value.
 - When using buffer operation, the same values must be set in the buffer registers and the corresponding general registers.
2. Modifying the setting value
 - Use the buffer operation to change the GR value. If the GR value is changed by writing directly, the intended waveform may not be output.
 - Do not change settings of GRA_0 during operation.

match of GRA_0 on the FTIOA0 pin.

- When TOA0 = 1, 0 is output on a compare match of GRA_1 and 1 is output on a compare match of GRA_0 on the FTIOA0 pin.
- When TOB0 = 0, 1 is output on a compare match of GRB_1 and 0 is output on a compare match of GRB_0 on the FTIOB0 pin.
- When TOB0 = 1, 0 is output on a compare match of GRB_1 and 1 is output on a compare match of GRB_0 on the FTIOB0 pin.

Table 14.9 lists the correspondence between pin functions and GR registers, figure 14.38 shows the block diagram in PWM3 mode, and figure 14.39 shows a flowchart of setting in PWM3 mode.

When the buffer operation is used, set TRDMDR. The timer input/output pins, which are used in PWM3 mode, can be used as general port pins. When the buffer operation is not set, since GRC or GRD is not used, a compare match interrupt can be generated when GRC or GRD matches TRDCNT_1.

1 FTIOA1
 FTIOB1
 FTIOC1
 FTIOD1




Figure 14.38 Block Diagram in PWM3 Mode




Figure 14.39 Flowchart of Setting in PWM3 Mode




Figure 14.40 Example of Non-Overlap Pulses

(1) When GR is an Output Compare Register

When a compare match occurs, the value in GR of the corresponding channel is transferred to the general register.

This operation is illustrated in figure 14.41.




Figure 14.41 Compare Match Buffer Operation

Figure 14.42 Input Capture Buffer Operation

(3) PWM3 Mode

When compare match A0 occurs, the value of the buffer register is transferred to GR.

(4) Complementary PWM Mode

When the counter switches from counting up to counting down or vice versa, the value of the buffer register is transferred to GR. Here, the value of the buffer register is transferred to GR at the following timing:

- When TRDCNT_0 and GRA_0 are compared and their contents match
- When TRDCNT_1 underflows

(5) Reset Synchronous PWM Mode

When compare match A0 occurs, the value in the buffer register is transferred to GR.




Figure 14.43 Example of Buffer Operation Setting Procedure

The timing to transfer data is shown in figure 14.45.





Figure 14.44 Example of Buffer Operation (1)
(Buffer Operation for Output Compare Register)

Figure 14.45 Example of Compare Match Timing for Buffer Operation

Figure 14.46 shows an operation example in which GRA has been designated as an input register, and buffer operation has been designated for GRA and GRC.

Counter clearing by input capture B has been set for TRDCNT, and falling edges have been selected as the FIOCB pin input capture input edge. And both rising and falling edges have been selected as the FIOCA pin input capture input edge.

As buffer operation has been set, when the TRDCNT value is stored in GRA upon the occurrence of input capture A, the value previously stored in GRA is simultaneously transferred to GRC. The transfer timing is shown in figure 14.47.



**Figure 14.46 Example of Buffer Operation (2)
(Buffer Operation for Input Capture Register)**




Figure 14.47 Input Capture Timing of Buffer Operation




Figure 14.48 Buffer Operation (3)
(Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1)




Figure 14.49 Buffer Operation (4)
(Buffer Operation in Complementary PWM Mode CMD1 =1, CMD0 = 0)




Figure 14.50 Example of Output Disable Timing of Timer RD by Writing to TRDOER1

(2) Output Disable Timing of Timer RD by External Trigger

When PH5/TRDOI_0 (or PH6/TRDOI_1) is set as a $\overline{\text{TRDOI}}$ input pin, and low level is in $\overline{\text{TRDOI}}$, the master enable bit in TRDOER1 is set to 1 and the output of timer RD will be




Figure 14.51 Example of Output Disable Timing of Timer RD by External Trigger




Figure 14.52 Example of Output Inverse Timing of Timer RD by Writing to TRDFCR

(4) Output Inverse Timing by POCHR

The output level can be inverted by inverting the POLD, POLC, and POLB bits in POCHR mode. Figure 14.53 shows the timing.




Figure 14.53 Example of Output Inverse Timing of Timer RD by Writing to POCHR




Figure 14.54 Block Diagram of Digital Filter




Figure 14.55 Block Diagram of Output Pins for GR




Figure 14.56 Example of Non-Overlapped Pulses Output on Pins FTIOA0 and FTIOB0 (TRDCNT_0 Used)




Figure 14.57 Example of Non-Overlapped Pulses Output on Pins FTIOA1 and FTIOB1 (TRDCNT_1 Used)

IMF flag is set to 1 by the compare match signal that is generated when the GR matches the TRDCNT. The compare match signal is generated at the last state of matching (timing to update the counter value when the GR and TRDCNT match). Therefore, when the TRDCNT and GR matches, the compare match signal will not be generated until the TRDCNT input clock is generated. Figure 14.58 shows the timing to set the IMF flag.




Figure 14.58 IMF Flag Set Timing when Compare Match Occurs




Figure 14.59 IMF Flag Set Timing at Input Capture

(3) Overflow Flag (OVF) Set Timing

The overflow flag is set to 1 when the TRDCNT overflows. Figure 14.60 shows the timing




Figure 14.60 OVF Flag Set Timing




Figure 14.61 Status Flag Clearing Timing

14.6 Usage Notes

(1) Input Pulse Width of Input Clock Signal and Input Capture Signal

The pulse width of the input clock signal and the input capture signal must be at least three clock (ϕ) cycles when bits TPSC2 to TPSC0 in TRDCR = B'0XX or B'10X, or at least two chip oscillator clock (ϕ_{40M}) cycles when B'110; shorter pulses will not be detected correctly.




Figure 14.62 Conflict between TRDCNT Write and Clear Operations

(3) Conflict between TRDCNT Write and Increment Operations

If TRDCNT is incremented in the T_4 state of a TRDCNT write cycle, writing has priority. 14.63 shows the timing in this case.




Figure 14.63 Conflict between TRDCNT Write and Increment Operations




Figure 14.64 Conflict between GR Write and Compare Match




Figure 14.65 Conflict between TRDCNT Write and Overflow




Figure 14.66 Conflict between GR Read and Input Capture

(7) Conflict between Count Clearing and Increment Operations by Input Capture

If an input capture and increment signals are simultaneously generated, count clearing by input capture operation has priority without an increment operation. The TRDCNT contents before clearing counter are transferred to GR. Figure 14.67 shows the timing in this case.




Figure 14.67 Conflict between Count Clearing and Increment Operation by Input Capture





Figure 14.68 Conflict between GR Write and Input Capture

(9) Notes on Setting Reset Synchronous PWM Mode/Complementary PWM Mode

When bits CMD1 and CMD0 in TRDFCR are set, note the following:

- Write bits CMD1 and CMD0 while TRDCNT_1 and TRDCNT_0 are halted.
- Changing the settings of reset synchronous PWM mode to complementary PWM mode or complementary PWM mode to reset synchronous PWM mode is disabled. Set reset synchronous PWM mode or complementary PWM mode a normal operation (bits CMD1 and CMD0 are cleared to 0) has been set.

FTIOA1 to FTIOD1 pin output may result in an unexpected result. When TRDOCR is written to while compare match is operating, stop the counter once before accessing to T read the port 6 state to reflect the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD to TOA0 to TOD0 and TOA1 to TOD1, and then restart the counter. Figure 14.69 shows example when the compare match and the bit manipulation instruction to TRDOCR occur same timing.



**Figure 14.69 When Compare Match and Bit Manipulation Instruction to TRD
Occur at the Same Timing**




Figure 15.1 Block Diagram of Watchdog Timer

15.1 Features

- Selectable from nine counter input clocks.
 Eight clock sources ($\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, and $\phi/8192$) WDT dedicated internal oscillator can be selected as the timer-counter clock. When dedicated internal oscillator is selected, it can operate as the watchdog timer in any of the three modes.
- Reset signal generated on counter overflow
 An overflow period of 1 to 256 times the selected clock can be set.
- The watchdog timer is enabled in the initial state.
 It starts operating after the reset state is lifted.

TCSRWD performs the TCSRWD and TCWD write control. TCSRWD also controls the watchdog timer operation and indicates the operating state. TCSRWD must be rewritten by the MOV instruction. The bit manipulation instruction cannot be used to change the setting.

Bit	Bit Name	Initial Value	R/W	Description
7	B6WI	1	R/W	Bit 6 Write Inhibit The TCWE bit can be written only when the write value of the B6WI bit is 0. This bit is always read as 1.
6	TCWE	0	R/W	Timer Counter WD Write Enable TCWD can be written when the TCWE bit is set to 1. When writing data to this bit, the value for bit 7 must be 0.
5	B4WI	1	R/W	Bit 4 Write Inhibit The TCSRWE bit can be written only when the write value of the B4WI bit is 0. This bit is always read as 1.
4	TCSRWE	0	R/W	Timer Control/Status Register WD Write Enable The WDON and WRST bits can be written when the TCSRWE bit is set to 1. When writing data to this bit, the value for bit 5 must be 0.
3	B2WI	1	R/W	Bit 2 Write Inhibit This bit can be written to the WDON bit only when the write value of the B2WI bit is 0. This bit is always read as 1.

[Clearing condition]

- When 0 is written to the WDON bit and 0 is the B2WI bit while the TCSRWE bit = 1

1	B0WI	1	R/W	Bit 0 Write Inhibit
				This bit can be written to the WRST bit only when the write value of the B0WI bit is 0. This bit is always 1.
0	WRST	0	R/W	Watchdog Timer Reset
				[Setting condition]
				<ul style="list-style-type: none">• When TCWD overflows and an internal reset is generated
				[Clearing conditions]
				<ul style="list-style-type: none">• Reset by the \overline{RES} pin• When 0 is written to the WRST bit and 0 is the B0WI bit while the TCSRWE bit = 1

Bit	Bit Name	Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	CKS3	1	R/W	Clock Select 3 to 0
2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on $\phi/64$
0	CKS0	1	R/W	1001: Internal clock: counts on $\phi/128$ 1010: Internal clock: counts on $\phi/256$ 1011: Internal clock: counts on $\phi/512$ 1100: Internal clock: counts on $\phi/1024$ 1101: Internal clock: counts on $\phi/2048$ 1110: Internal clock: counts on $\phi/4096$ 1111: Internal clock: counts on $\phi/8192$ 0XXX: WDT dedicated internal oscillator For the overflow periods of the WDT dedicated internal oscillator, see section 23, Electrical Characteristics

[Legend]

X: Don't care

Figure 15.2 shows an example of watchdog timer operation.




Figure 15.2 Watchdog Timer Operation Example

- Pulse division method for less ripple




Figure 16.1 Block Diagram of 14-Bit PWM

16.2 Input/Output Pin

Table 16.1 shows the 14-bit PWM pin configuration.

Table 16.1 Pin Configuration

Name	Abbreviation	I/O	Function
14-bit PWM square-wave output	PWM	Output	14-bit PWM square-wave

PWCR selects the conversion period.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Reserved
6	—	1	—	These bits are always read as 1, and cannot be modified.
5	—	1	—	
4	—	1	—	
3	—	1	—	
2	—	1	—	
1	—	1	—	
0	PWCR0	0	R/W	Clock Select 0: The input clock is $\phi/2$ ($t\phi = 2/\phi$) — The conversion period is $16384/\phi$, with minimum modulation width of $1/\phi$ 1: The input clock is $\phi/4$ ($t\phi = 4/\phi$) — The conversion period is $32768/\phi$, with minimum modulation width of $2/\phi$

[Legend] $t\phi$: Period of PWM clock input

PWDRU and PWDRL are initialized to H'C000.

16.4 Operation

When using the 14-bit PWM, set the registers in this sequence:

1. Set the PWM bit in the port mode register 1 (PMR1) to set the P11/PWM pin to function as a PWM output pin.
2. Set the PWCR0 bit in PWCR to select a conversion period of either.
3. Set the output waveform data in PWDRU and PWDRL. Be sure to write byte data first to PWDRL and then to PWDRU. When the data is written in PWDRU, the contents of both registers are latched in the PWM waveform generator, and the PWM waveform generator data is updated in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 16.2. The total high-level time during this period (T_H) corresponds to the data in PWDRU and PWDRL. This relation can be expressed as follows:

$$T_H = (\text{data value in PWDRU and PWDRL} + 64) \times t\phi/2$$

where $t\phi$ is the period of PWM clock input: $2/\phi$ (bit PWCR0 = 0) or $4/\phi$ (bit PWCR0 = 1). If the data value in PWDRU and PWDRL is from H'FFC0 to H'FFFF, the PWM output is high. When the data value is H'C000, T_H is calculated as follows:

$$T_H = 64 \times t\phi/2 = 32 t\phi$$

SCI3). Since basic functions are identical for each of the three channels (SCI3, SCI3_2, and SCI3_3), separate explanations are not given in this section.

17.1 Features

- Choice of asynchronous or clock synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source
- Six interrupt sources
Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.
- Noise canceller (only for SCI3_3)

Asynchronous mode:


- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD pin level directly in the framing error

			SCR3	H'FFFFAA	
			TDR	H'FFFFAB	
			SSR	H'FFFFAC	
			RDR	H'FFFFAD	
			RSR	—	
			TSR	—	
Channel 2	SCI3_2	SCK3_2	SMR_2	H'FFF740	Non
		RXD_2	BRR_2	H'FFF741	
		TXD_2	SCR3_2	H'FFF742	
			TDR_2	H'FFF743	
			SSR_2	H'FFF744	
			RDR_2	H'FFF745	
			RSR_2	—	
			TSR_2	—	
Channel 3	SCI3_3	SCK3_3	SMR_3	H'FFF600	Yes
		RXD_3	BRR_3	H'FFF601	
		TXD_3	SCR3_3	H'FFF602	
			TDR_3	H'FFF603	
			SSR_3	H'FFF604	
			RDR_3	H'FFF605	
			RSR_3	—	
			TSR_3	—	
			SMCR_3* ¹	H'FFF608	

2	NFEN_3	0	R/W	Noise Cancel Function Select When COM in SMR is cleared to 0 and this bit is set, noise in the RXD_3 input signal is taken.
1	TXD_3	0	R/W	TXD_3 Pin Select Selects PH2/TXD_3 pin function. 0: General input pin is selected 1: TXD_3 output pin is selected
0	MSTS3_3	0	R/W	SCI3_3 Module Standby When this bit is set to 1, SCI3_3 enters in the stand

- Noise canceller

The RXD_3 input signal is loaded internally via the noise canceller. The noise canceller consists of three latch circuits and match detection circuit connected in series. The RXD_3 input signal is sampled on the basic clock with a frequency 16 times the transfer rate. When the signal level is passed forward to the next circuit when outputs of three latches match. When outputs are not match, previous value is retained. In other word, when the same level is retained more than three clocks, the input signal is acknowledged as a signal. When the signal is changed within three clocks, the change is acknowledged as not a signal change but



Block Diagram of Noise Canceller




Figure 17.1 Block Diagram of SCI3

17.2 Input/Output Pins

Table 17.2 shows the SCI3 pin configuration.

Table 17.2 Pin Configuration

Pin Name	Abbreviation	I/O	Function
SCI3 clock	SCK3	I/O	SCI3 clock input/output
SCI3 receive data input	RXD	Input	SCI3 receive data input
SCI3 transmit data output	TXD	Output	SCI3 transmit data output

- Serial status register (SSR)
- Bit rate register (BRR)
- Serial mode control register 3 (SMCR3)

17.3.1 Receive Shift Register (RSR)

RSR is a shift register that is used to receive serial data input from the RXD pin and convert it to parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

17.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores received data. When the SCI3 has received one frame of data, it transfers the received serial data from RSR to RDR, where it is stored. After this transfer, the RDR is ready to be read. RDR is initialized to H'00. RDR is initialized to H'00. RDR cannot be written to by the CPU. RDR is initialized to H'00.

17.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the CPU writes data to TDR. The SCI3 transfers transmit data from TDR to TSR automatically, then sends the data that starts from the MSB to the TXD pin. TSR cannot be directly accessed by the CPU.

17.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI3's serial transfer format and select the baud rate generator clock source.

Bit	Bit Name	Initial Value	R/W	Description
7	COM	0	R/W	Communication Mode 0: Asynchronous mode 1: Clock synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode) 0: Selects 8 bits as the data length. 1: Selects 7 bits as the data length.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode) When this bit is set to 1, the parity bit is added to transmission before transmission, and the parity bit is checked in reception.
4	PM	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode) 0: Selects even parity. 1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode) Selects the stop bit length in transmission. 0: 1 stop bit 1: 2 stop bits For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.

09: $\phi/4$ clock (n = 4)

10: $\phi/16$ clock (n = 2)

11: $\phi/64$ clock (n = 3)

For the relationship between the bit rate register set the baud rate, see section 17.3.8, Bit Rate Register is the decimal representation of the value of n in BR section 17.3.8, Bit Rate Register (BRR)).

17.3.6 Serial Control Register 3 (SCR3)

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests also used to select the transfer clock source. For details on interrupt requests, see section Interrupt Requests.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable When this bit is set to 1, the TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable When this bit is set to 1, reception is enabled.

	Bit	Symbol	Reset	Access	Description
					When this bit is set to 1, TEI interrupt request is enabled.
1	CKE1	0		R/W	Clock Enable 0 and 1
0	CKE0	0		R/W	Selects the clock source. <ul style="list-style-type: none"> Asynchronous mode 00: On-chip baud rate generator 01: On-chip baud rate generator Outputs a clock of the same frequency as the baud rate from the SCK3 pin. 10: External clock Inputs a clock with a frequency 16 times the baud rate from the SCK3 pin. 11: Reserved <ul style="list-style-type: none"> Clock synchronous mode 00: On-chip clock (SCK3 pin functions as clock) 01: Reserved 10: External clock (SCK3 pin functions as clock) 11: Reserved

				<ul style="list-style-type: none"> • When the TE bit in SCR3 is 0 • When data is transferred from TDR to TDR
				<ul style="list-style-type: none"> • When 0 is written to TDRE after reading TDR • When the transmit data is written to TDR
6	RDRF	0	R/W	<p>Receive Data Register Full</p> <p>Indicates that the received data is stored in RDR</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> • When serial reception ends normally and data is transferred from RSR to RDR <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When 0 is written to RDRF after reading RDR • When data is read from RDR
5	OER	0	R/W	<p>Overrun Error</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> • When an overrun error occurs in reception <p>[Clearing condition]</p> <ul style="list-style-type: none"> • When 0 is written to OER after reading OER

				<p>[Clearing condition]</p> <ul style="list-style-type: none"> • When 0 is written to PER after reading PER
2	TEND	1	R	<p>Transmit End</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> • When the TE bit in SCR3 is 0 • When TDRE = 1 at transmission of the last 1-frame serial transmit character <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When 0 is written to TDRE after reading TDRE • When the transmit data is written to TDR
1	MPBR	0	R	<p>Multiprocessor Bit Receive</p> <p>MPBR stores the multiprocessor bit in the received character data. When the RE bit in SCR3 is cleared to 0, its state is retained.</p>
0	MPBT	0	R/W	<p>Multiprocessor Bit Transfer</p> <p>MPBT stores the multiprocessor bit to be added to the transmit character data.</p>

[Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

[Clock Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

[Legend]

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \leq N \leq 255$)

ϕ : Operating frequency (MHz)

n: CSK1 and CSK0 settings in SMR ($0 \leq n \leq 3$)

1200	0	103	0.16	0	127	0.00	0	123	0.16	0	130
2400	0	51	0.16	0	63	0.00	0	64	0.16	0	77
4800	0	25	0.16	0	31	0.00	0	32	-1.36	0	38
9600	0	12	0.16	0	15	0.00	0	15	1.73	0	19
19200	0	6	-6.99	0	7	0.00	0	7	1.73	0	9
31250	0	3	0.00	0	4	-1.70	0	4	0.00	0	5
38400	0	2	8.51	0	3	0.00	0	3	1.73	0	4

Bit Rate (bit/s)	Operating Frequency ϕ (MHz)										
	6.144			7.3728			8			9.8	
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	2	108	0.08	2	130	-0.07	2	141	0.03	2	174
150	2	79	0.00	2	95	0.00	2	103	0.16	2	127
300	1	159	0.00	1	191	0.00	1	207	0.16	1	255
600	1	79	0.00	1	95	0.00	1	103	0.16	1	127
1200	0	159	0.00	0	191	0.00	0	207	0.16	0	255
2400	0	79	0.00	0	95	0.00	0	103	0.16	0	127
4800	0	39	0.00	0	47	0.00	0	51	0.16	0	63
9600	0	19	0.00	0	23	0.00	0	25	0.16	0	31
19200	0	9	0.00	0	11	0.00	0	12	0.16	0	15
31250	0	5	2.40	0	6	5.33	0	7	0.00	0	9
38400	0	4	0.00	0	5	0.00	0	6	-6.99	0	7

[Legend]

—: A setting is available but error occurs

1200	1	64	0.16	1	77	0.16	1	79	0.00	1	80
2400	0	129	0.16	0	155	0.16	0	159	0.00	0	180
4800	0	64	0.16	0	77	0.16	0	79	0.00	0	90
9600	0	32	-1.36	0	38	0.16	0	39	0.00	0	45
19200	0	15	1.73	0	19	-2.34	0	19	0.00	0	22
31250	0	9	0.00	0	11	0.00	0	11	2.40	0	13
38400	0	7	1.73	0	9	-2.34	0	9	0.00	—	—

Bit Rate (bit/s)	Operating Frequency ϕ (MHz)										
	14.7456			16			18				
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	3	64	0.70	3	70	0.03	3	79	-0.12	3	88
150	2	191	0.00	2	207	0.16	2	233	0.16	3	64
300	2	95	0.00	2	103	0.16	2	116	0.16	2	12
600	1	191	0.00	1	207	0.16	1	233	0.16	2	64
1200	1	95	0.00	1	103	0.16	1	116	0.16	1	12
2400	0	191	0.00	0	207	0.16	0	233	0.16	1	64
4800	0	95	0.00	0	103	0.16	0	116	0.16	0	12
9600	0	47	0.00	0	51	0.16	0	58	-0.96	0	64
19200	0	23	0.00	0	25	0.16	0	28	1.02	0	32
31250	0	14	-1.70	0	15	0.00	0	17	0.00	0	19
38400	0	11	0.00	0	12	0.16	0	14	-2.34	0	15

[Legend]

—: A setting is available but error occurs

10	312500	0	0	20	625000	0
----	--------	---	---	----	--------	---

Table 17.5 Examples of BRR Settings for Various Bit Rates (Clock Synchronous Mode)
Operating Frequency ϕ (MHz)

Bit Rate (bit/s)	4		8		10		16		18		n
	n	N	n	N	n	N	n	N	n	N	
110	—	—	—	—	—	—	—	—	—	—	—
250	2	249	3	124	—	—	3	249	—	—	—
500	2	124	2	249	—	—	3	124	3	140	3
1k	1	249	2	124	—	—	2	249	3	69	3
2.5k	1	99	1	199	1	249	2	99	2	112	2
5k	0	199	1	99	1	124	1	199	1	224	1
10k	0	99	0	199	0	249	1	99	1	112	1
25k	0	39	0	79	0	99	0	159	0	179	0
50k	0	19	0	39	0	49	0	79	0	89	0
100k	0	9	0	19	0	24	0	39	0	44	0
250k	0	3	0	7	0	9	0	15	0	17	0
500k	0	1	0	3	0	4	0	7	0	8	0
1M	0	0*	0	1	—	—	0	3	0	4	0
2M			0	0*	—	—	0	1	—	—	—
2.5M					0	0*	—	—	—	—	0
4M							0	0*	—	—	—

[Legend]

Blank: No setting is available.

—: A setting is available but error occurs.

*: Continuous transfer is not possible.




Figure 17.2 Data Format in Asynchronous Communication

17.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock at the SCK3 pin can be selected as the SCI3's serial clock, according to the setting of the CSMR and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK3 pin, the clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 17.3.





Figure 17.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)



- [1] Set the clock selection in SCR3. Be sure to clear bits RIE, TIE, TEIE, and MPIE, and bits TE and RE, to 0.
- When the clock output is selected in asynchronous mode, clock is output immediately after CKE1 and CKE0 settings are made. When the clock output is selected at reception in clocked synchronous mode, clock is output immediately after CKE1, CKE0, and RE are set to 1.
- [2] Set the data transfer format in SMR.
- [3] Write a value corresponding to the bit rate to BRR. Not necessary if an external clock is used.
- [4] Wait at least one bit interval, then set the TE bit or RE bit in SCR3 to 1. RE settings enable the RXD pin to be used. For transmission, set the TXD bit in PMR1 to 1 to enable the TXD output pin to be used. Also set the RIE, TIE, TEIE, and MPIE bits, depending on whether interrupts are required. In asynchronous mode, the output pin level is in the mark state for transmission and the input in level is in the idle state for reception. SCI3 waits for a start bit in the idle state. SCI3 is ready for transmission after 1 is output for a signal frame.

Figure 17.4 Sample SCI3 Initialization Flowchart

3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and serial transmission of the next frame is started.
5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, interrupt request is generated.
6. Figure 17.6 shows a sample flowchart for transmission in asynchronous mode.




Figure 17.5 Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)




Figure 17.6 Sample Serial Transmission Data Flowchart (Asynchronous Mode)

3. If a parity error is detected, the FER bit in SSR3 is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.




Figure 17.7 Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost	Overrun error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overrun error + framing error + parity error

Note: * The RDRF flag retains the state it had before data reception.




Figure 17.8 Sample Serial Reception Data Flowchart (Asynchronous Mode)




Figure 17.8 Sample Serial Reception Data Flowchart (Asynchronous Mode)

communication through the use of a common clock. Both the transmitter and the receiver have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 17.9 Data Format in Clock Synchronous Communication

17.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal clock, the synchronization clock is output from the SCK3 pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed at high level.

17.5.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a flowchart in figure 17.4.

mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the MSB (bit 7), and then from the pin.

4. The SCI3 checks the TDRE flag at the timing for sending the MSB (bit 7).
5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
7. The SCK3 pin is fixed high at the end of transmission.

Figure 17.11 shows a sample flow chart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is set. Make sure that the receive error flags are cleared to 0 before starting transmission.




Figure 17.10 Example of SCI3 Transmission in Clock Synchronous Mode




Figure 17.11 Sample Serial Transmission Flowchart (Clock Synchronous M

time, an RXI interrupt request is generated, receive data is not transferred to RDR, and RDRF flag remains to be set to 1.

4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. If the RDRF bit is not cleared to 0, an ERI interrupt request is generated.




Figure 17.12 Example of SCI3 Reception in Clock Synchronous Mode




Figure 17.13 Sample Serial Reception Flowchart (Clock Synchronous Mode)




Figure 17.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operation (Clock Synchronous Mode)

cycle is a data transmission cycle. Figure 17.15 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID of the receiving station with which it wants to perform serial communication as data with a 0 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is set to 1, the transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status bits RDRF, FER, and OER, to 1, are inhibited until data with a 1 multiprocessor bit is received. Upon reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1. When the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.






Figure 17.15 Example of Inter-Processor Communication Using Multiprocessor ID (Transmission of Data H'AA to Receiving Station A)



TDR, the TDRE flag is automatically cleared to 0.

- [2] To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [3] To output a break in serial transmission, set the port PCR to 1, clear PDR to 0, then clear the TE bit in SCR3 to 0.

Figure 17.16 Sample Multiprocessor Serial Transmission Flowchart



- errors. Receive error processing is performed in cases where a receive error occurs.
- Read SSR and check that the RDRF flag set to 1, then read the receive data in RDR and compare it with this station's ID. If the data is not this station's ID, set the bit to 1 again. When data is read from RDR, the RDRF is automatically cleared to 0.
 - Read SSR and check that the RDRF flag set to 1, then read the data in RDR.
 - If a receive error occurs, read the OER and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the OER and FER flags are automatically cleared to 0. Reception cannot be resumed if either of these flags is set to 1. In the case of a framing error, a break can be detected by reading the RxD pin value.

Figure 17.17 Sample Multiprocessor Serial Reception Flowchart (1)





Figure 17.17 Sample Multiprocessor Serial Reception Flowchart (2)

LSI operation
 MPIE cleared to 0
 RDR data read
 When data is not this station's ID, MPIE is set to 1 again
 RXI interrupt request
 MPIE cleared to 0
 RDRF flag cleared to 0
 RXI interrupt request is not generated
 RDR retains its value

(a) When data does not match this receiver's ID



(b) When data matches this receiver's ID

Figure 17.18 Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)



Transmission End	TEI	Setting TEND in SSR
Receive Error	ERI	Setting OER, FER, and PER in SSR

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To avoid the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) in SCR3 correspond to these interrupt requests to 0, after transferring the transmit data to TDR.

When the TXD or TXD2 bit in PMR1 or the TXD_3 bit in SMCR is 1, the TXD pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. The TXD pin is used to set the TXD pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both PCR and PDR to 1 and also set the TXD bit to 1. Then, the TXD pin becomes an I/O port, and 1 is output from the TXD pin. To send a break during serial transmission, first set PCR to 1 and clear PDR to 0, then set the TXD bit to 1. At this time, regardless of the current transmission state, the TXD pin becomes an I/O port, and 0 is output from the TXD pin.

17.8.3 Receive Error Flags and Transmit Operations (Clock Synchronous Mode)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, and the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is set to 0.

[Legend]

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5, formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.




Figure 17.19 Receive Data Sampling Timing in Asynchronous Mode

10.1 Features

- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent of each other, the continuous transmission/reception can be performed.

I²C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

- Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection

- Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus control function is selected.

Clocked synchronous format:

- Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error




Figure 18.1 Block Diagram of I²C Bus Interface 2




Figure 18.2 External Circuit Connections of I/O Pins

18.2 Input/Output Pins

Table 18.1 summarizes the input/output pins used by the I²C bus interface 2.

Table 18.1 Pin Configuration

Name	Abbreviation	I/O	Function
Serial clock	SCL	I/O	IIC serial clock input/output
Serial data	SDA	I/O	IIC serial data input/output

- I²C bus transmit data register (ICDRT)
- I²C bus receive data register (ICDRR)
- I²C bus shift register (ICDRS)

18.3.1 I²C Bus Control Register 1 (ICCR1)

ICCR1 enables or disables the I²C bus interface 2, controls transmission or reception, and master or slave mode, transmission or reception, and transfer clock frequency in master mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I ² C Bus Interface Enable 0: This module is halted. (SCL and SDA pins are in high-impedance state.) 1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable This bit enables or disables the next operation when TRS is 0 and ICDRR is read. 0: Enables next reception 1: Disables next reception

agree with the slave address that is set to SA eighth bit is 1, TRS is automatically set to 1. If overrun error occurs in master mode with the synchronous serial format, MST is cleared to slave receive mode is entered.

Operating modes are described below according to MST and TRS combination. When clocked synchronous serial format is selected and MST is 1, clock is

00: Slave receive mode

01: Slave transmit mode

10: Master receive mode

11: Master transmit mode

3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	These bits should be set according to the needed transfer rate (see table 18.2) in master mode.
1	CKS1	0	R/W	In slave mode, these bits are used for reservation of the time in transmit mode. The time is $10 t_{cyc}$ when CKS1 = 0 and $20 t_{cyc}$ when CKS1 = 1.
0	CKS0	0	R/W	

		1	0	$\phi/112$	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz
			1	$\phi/128$	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz
1	0	0	0	$\phi/56$	89.3 kHz	143 kHz	179 kHz	286 kHz
			1	$\phi/80$	62.5 kHz	100 kHz	125 kHz	200 kHz
		1	0	$\phi/96$	52.1 kHz	83.3 kHz	104 kHz	167 kHz
			1	$\phi/128$	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz
	1	0	0	$\phi/160$	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz
			1	$\phi/200$	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz
		1	0	$\phi/224$	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz
			1	$\phi/256$	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz

format, this bit has no meaning. With the I²C bus, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, indicating that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Also follow the same procedure when a repeated start condition is issued. Write 0 in BBSY and 0 in SCP to issue a stop condition. To issue start/stop conditions, use the MOV instruction.

6	SCP	1	W	<p>Start/Stop Issue Condition Disable</p> <p>The SCP bit controls the issue of start/stop conditions in master mode.</p> <p>To issue a start condition, write 1 in BBSY and 0 in SCP. A repeated start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. If 1 is written, the data is not stored.</p>
5	SDAO	1	R/W	<p>SDA Output Value Control</p> <p>This bit is used with SDAOP when modifying the output level of SDA. This bit should not be manipulated during data transfer.</p> <p>0: When reading, SDA pin outputs low. When writing, SDA pin is changed to output high.</p> <p>1: When reading, SDA pin outputs high. When writing, SDA pin is changed to output low (outputs high by external pull-up resistance).</p>

2	—	1	—	Reserved
This bit is always read as 1.				
1	IICRST	0	R/W	IIC Control Part Reset
This bit resets the control part except for I ² C re				
this bit is set to 1 when hang-up occurs because				
communication failure during I ² C operation, I ² C				
part can be reset without setting ports and initial				
registers.				
0	—	1	—	Reserved
This bit is always read as 1.				

6	WAIT	0	R/W	<p>Wait Insertion Bit</p> <p>In master mode with the I²C bus format, this bit controls whether to insert a wait after data transfer except after the acknowledge bit. When WAIT is set to 1, after the clock for the final data bit, low period is extended by two transfer clocks. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively without wait inserted.</p> <p>The setting of this bit is invalid in slave mode with the I²C bus format or with the clocked synchronous bus format.</p>
5	—	1	—	Reserved
4	—	1	—	These bits are always read as 1.
3	BCWP	1	R/W	<p>BC Write Protect</p> <p>This bit controls the BC2 to BC0 modifications. When modifying BC2 to BC0, this bit should be cleared and use the MOV instruction. In clock synchronous serial mode, BC should not be modified.</p> <p>0: When writing, values of BC2 to BC0 are set to 0. 1: When reading, 1 is always read.</p> <p>When writing, settings of BC2 to BC0 are invalid.</p>

the clock synchronous serial format, these bits not be modified.

I ² C Bus Format	Clock Synchronous Serial
000: 9 bits	000: 8 bits
001: 2 bits	001: 1 bits
010: 3 bits	010: 2 bits
011: 4 bits	011: 3 bits
100: 5 bits	100: 4 bits
101: 6 bits	101: 5 bits
110: 7 bits	110: 6 bits
111: 8 bits	111: 7 bits

				0: Transmit data empty interrupt request (TXI) disabled. 1: Transmit data empty interrupt request (TXI) enabled.
6	TEIE	0	R/W	<p>Transmit End Interrupt Enable</p> <p>This bit enables or disables the transmit end interrupt request (TEI) at the rising of the ninth clock while the transmit data empty interrupt request (TXI) in ICSR is 1. TEI can be canceled by clearing the TXI bit or the TEIE bit to 0.</p> <p>0: Transmit end interrupt request (TEI) is disabled. 1: Transmit end interrupt request (TEI) is enabled.</p>
5	RIE	0	R/W	<p>Receive Interrupt Enable</p> <p>This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format when a receive data is transferred from ICDR to ICDRR and the RDRF bit in ICSR is set to 1. RXI and ERI can be canceled by clearing the RDRF or RIE bit to 0.</p> <p>0: Receive data full interrupt request (RXI) and error interrupt request (ERI) with the clocked synchronous format are disabled. 1: Receive data full interrupt request (RXI) and error interrupt request (ERI) with the clocked synchronous format are enabled.</p>

3	STIE	0	R/W	<p>Stop Condition Detection Interrupt Enable</p> <p>0: Stop condition detection interrupt request (S disabled).</p> <p>1: Stop condition detection interrupt request (S enabled).</p>
2	ACKE	0	R/W	<p>Acknowledge Bit Judgment Select</p> <p>0: The value of the receive acknowledge bit is and continuous transfer is performed.</p> <p>1: If the receive acknowledge bit is 1, continuous transfer is halted.</p>
1	ACKBR	0	R	<p>Receive Acknowledge</p> <p>In transmit mode, this bit stores the acknowledged that are returned by the receive device. This bit can be modified.</p> <p>0: Receive acknowledge = 0</p> <p>1: Receive acknowledge = 1</p>
0	ACKBT	0	R/W	<p>Transmit Acknowledge</p> <p>In receive mode, this bit specifies the bit to be sent at the acknowledge timing.</p> <p>0: 0 is sent at the acknowledge timing.</p> <p>1: 1 is sent at the acknowledge timing.</p>

- When TRS is set
- When a start condition (including re-transmission) has been issued
- When transmit mode is entered from receive mode in slave mode

[Clearing conditions]

- When 0 is written in TDRE after reading TDRT
- When data is written to ICDRT with an instruction

6	TEND	0	R/W	<p>Transmit End</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> • When the ninth clock of SCL rises with the start condition in I2C format while the TDRE flag is 1 • When the final bit of transmit frame is sent in the 1-wire or clock synchronous serial format <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When 0 is written in TEND after reading TDRT • When data is written to ICDRT with an instruction
5	RDRF	0	R/W	<p>Receive Data Register Full</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> • When a receive data is transferred from ICDRR to ICDRT <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When 0 is written in RDRF after reading ICDRT • When ICDRR is read with an instruction

3	STOP	0	R/W	<p>Stop Condition Detection Flag</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> When a stop condition is detected after frame transfer <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 0 is written in STOP after reading STOP
2	AL/OVE	0	R/W	<p>Arbitration Lost Flag/Overrun Error Flag</p> <p>This flag indicates that arbitration was lost in master mode with the I²C bus format and that the final data has not been received while RDRF = 1 with the clocked synchronous format.</p> <p>When two or more master devices attempt to send data on the bus at nearly the same time, if the I²C bus interface detects data differing from the data it sent, it sets AL/OVE = 1 to indicate that the bus has been taken by another master.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> If the internal SDA and SDA pin disagree at the end of SCL in master transmit mode When the SDA pin outputs high in master mode while a start condition is detected When the final bit is received with the clocked synchronous format while RDRF = 1 <p>[Clearing condition]</p> <ul style="list-style-type: none"> When 0 is written in AL/OVE after reading AL/OVE=1

				receive mode. [Clearing condition]
				<ul style="list-style-type: none"> When 0 is written in AAS after reading AA
0	ADZ	0	R/W	General Call Address Recognition Flag This bit is valid in I ² C bus format slave receive [Setting condition] <ul style="list-style-type: none"> When the general call address is detected receive mode [Clearing condition] <ul style="list-style-type: none"> When 0 is written in ADZ after reading AD

18.3.6 Slave Address Register (SAR)

SAR selects the communication format and sets the slave address. When the chip is in slave mode with the I²C bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA6 to SVA0	All 0	R/W	Slave Address 6 to 0 These bits set a unique address in bits SVA6 to SVA0 differing from the addresses of other slave devices connected to the I ² C bus.
0	FS	0	R/W	Format Select 0: I ² C bus format is selected. 1: Clocked synchronous serial format is selected.

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is 0xFF.

18.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRR to ICDRS after data of one byte is received. This register cannot be read directly by the CPU.




Figure 18.3 I²C Bus Formats




Figure 18.4 I²C Bus Timing

[Legend]

- S: Start condition. The master device drives SDA from high to low while SCL is high
- SLA: Slave address
- R/W: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.
- A: Acknowledge. The receive device drives SDA to low.
- DATA: Transfer data
- P: Stop condition. The master device drives SDA from low to high while SCL is high

- ICDRT to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte show the slave address and R/\overline{W}) to ICDRT. At this time, TDRE is automatically cleared and data is transferred from ICDRT to ICDRS. TDRE is set again.
 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR = 0, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND and NACKF.
 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.




Figure 18.5 Master Transmit Mode Operation Timing (1)




Figure 18.6 Master Transmit Mode Operation Timing (2)

- time specified by $TCNT1$ in $TCR1$ to $SDR1$, at the 9th receive clock pulse.
3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If the receive clock pulse falls after reading ICDRR by the other processing while RDRF is set, RDRF is fixed low until ICDRR is read.
 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage completion interrupt.
 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
 8. The operation returns to the slave receive mode.




Figure 18.7 Master Receive Mode Operation Timing (1)




Figure 18.8 Master Receive Mode Operation Timing (2)

2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the clock pulse. At this time, if the 8th bit data ($\overline{R/W}$) is 1, the TRS and ICSR bits in ICCSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set with TDRE = 1. When TEND is set, clear TEND.
4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
5. Clear TDRE.




Figure 18.9 Slave Transmit Mode Operation Timing (1)




Figure 18.10 Slave Transmit Mode Operation Timing (2)

2. When the slave address matches in the first frame following detection of the start pulse, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 8th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (When read data show the slave address and R/\bar{W} , it is not used.)
3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR returned to the master device, is reflected to the next transmit frame.
4. The last byte data is read by reading ICDRR.




Figure 18.11 Slave Receive Mode Operation Timing (1)




Figure 18.12 Slave Receive Mode Operation Timing (2)

18.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the F_{SAR} to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

(1) Data Transfer Format

Figure 18.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the rise of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either MSB first or LSB first. The output level of SDA can be changed during the transfer wait, SDAO bit in ICCR2.




Figure 18.13 Clocked Synchronous Serial Transfer Format

transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When from transmit mode to receive mode, clear TRS while TDRE is 1.




Figure 18.14 Transmit Mode Operation Timing

continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.

4. To stop receiving when $MST = 1$, set RCVD in ICCR1 to 1, then read ICDRR. Then, fixed high after receiving the next byte data.




Figure 18.15 Receive Mode Operation Timing




Figure 18.16 Block Diagram of Noise Canceller

18.4.8 Example of Use

Flowcharts in respective modes that use the I²C bus interface are shown in figures 18.17





Figure 18.17 Sample Flowchart for Master Transmit Mode



Note: Do not activate an interrupt during the execution of steps [1] to [3].

Supplementary explanation: When one byte is received, steps [2] to [6] are skipped after step [1], before jumping to step [7].
The step [8] is dummy-read in ICDRR.

Figure 18.18 Sample Flowchart for Master Receive Mode





Figure 18.19 Sample Flowchart for Slave Transmit Mode



Supplementary explanation: When one byte is received, steps [2] to [6] are skipped after step [1], before jumping to step [7]. The step [8] is dummy-read in ICRRR.

Figure 18.20 Sample Flowchart for Slave Receive Mode

Transmit Data Empty	TXI	$(TDRE=1) \cdot (TIE=1)$	○	○
Transmit End	TEI	$(TEND=1) \cdot (TEIE=1)$	○	○
Receive Data Full	RXI	$(RDRF=1) \cdot (RIE=1)$	○	○
STOP Recognition	STPI	$(STOP=1) \cdot (STIE=1)$	○	×
NACK Receive	NAKI	$\{(NACKF=1)+(AL=1)\} \cdot$ $(NAKIE=1)$	○	×
Arbitration Lost/Overrun Error			○	○

When interrupt conditions described in table 18.3 are 1 and the I bit in CCR is 0, the CPU executes an interrupt exception processing. Interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an amount of data of one byte may be transmitted.

Figure 18.21 shows the timing of the bit synchronous circuit and table 18.4 shows the time the SCL output changes from low to Hi-Z then SCL is monitored.




Figure 18.21 Timing of Bit Synchronous Circuit

Table 18.4 Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL
0	0	7.5 tcyc
	1	19.5 tcyc
1	0	17.5 tcyc
	1	41.5 tcyc

- Two operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on one to four channels
- Four data registers
 - Conversion results are held in a data register for each channel
- Sample-and-hold function
- Two conversion start methods
 - Software
 - External trigger signal
- Interrupt source
 - An A/D conversion end interrupt (ADI) request can be generated




Figure 19.1 Block Diagram of A/D Converter

Pin Name	Abbreviation	I/O	Function
Analog power supply pin	AV _{CC}	Input	Analog block power supply
Analog input pin 0	AN0	Input	Group 0 analog input
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	Group 1 analog input
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
Analog input pin 8	AN8	Input	Group 2 analog input
Analog input pin 9	AN9	Input	
Analog input pin 10	AN10	Input	
Analog input pin 11	AN11	Input	
Analog input pin 12	AN12	Input	Group 3 analog input
Analog input pin 13	AN13	Input	
Analog input pin 14	AN14	Input	
Analog input pin 15	AN15	Input	
A/D external trigger input pin	ADTRG	Input	External trigger input for start conversion

19.3.1 A/D Data Registers A to D (ADDRA to ADDR D)

There are four 16-bit read-only ADDR registers; ADDRA to ADDR D, used to store the result of the A/D conversion. The ADDR registers, which store a conversion result for each analog input channel, are shown in table 19.2.

The converted 10-bit data is stored in bits 15 to 6. The lower 6 bits are always read as 0.

The data bus width between the CPU and the A/D converter is 8 bits. The upper byte can be read directly from the CPU, however the lower byte should be read via a temporary register. The lower 8-bit temporary register contents are transferred from the ADDR when the upper byte data is read. Therefore byte access to ADDR should be done by reading the upper byte first then the lower byte. Word access is also possible. ADDR is initialized to H'0000.

Table 19.2 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel				
CH3 = 0		CH3 = 1		A/D Data Register to Store Results of A/D Conversion
Group 0 (CH2 = 0)	Group 1 (CH2 = 1)	Group 2 (CH2 = 0)	Group 3 (CH2 = 1)	
AN0	AN4	AN8	AN12	ADDRA
AN1	AN5	AN9	AN13	ADDRB
AN2	AN6	AN10	AN14	ADDRC
AN3	AN7	AN11	AN15	ADDRD

selected in scan mode

[Clearing condition]

When 0 is written after reading ADF = 1

6	ADIE	0	R/W	A/D Interrupt Enable A/D conversion end interrupt request (ADI) is by ADF when this bit is set to 1
5	ADST	0	R/W	A/D Start Setting this bit to 1 starts A/D conversion. In single mode, this bit is cleared to 0 automatically when conversion on the specified channel is complete. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by software, a reset, or a transition to standby mode.
4	SCAN	0	R/W	Scan Mode Selects single mode or scan mode as the A/D conversion operating mode. 0: Single mode 1: Scan mode
3	CKS	0	R/W	Clock Select Selects the A/D conversions time. 0: Conversion time = 134 states (max.) 1: Conversion time = 70 states (max.) Clear the ADST bit to 0 before switching the clock time.

0100: AN4	0100: AN4
0101: AN5	0101: AN4 and AN5
0110: AN6	0110: AN4 to AN6
0111: AN7	0111: AN4 to AN7
1000: AN8	1000: AN8
1001: AN9	1001: AN8 and AN9
1010: AN10	1010: AN8 to AN10
1011: AN11	1011: AN8 to AN11
1100: AN12	1100: AN12
1101: AN13	1101: AN12 and AN13
1110: AN14	1110: AN12 to AN14
1111: AN15	1111: AN12 to AN15

PMRG2 in port mode register G (PMRG).
The falling or rising edge of the external ADT is selected by bits PMRG2 and PMRG1.

6 to 4	—	All 1	—	Reserved These bits are always read as 1.
3, 2	—	All 0	R/W	Reserved The write value should always be 0.
1	—	1	—	Reserved This bit is always read as 1.
0	CH3	0	R/W	Reserved Selects the analog input channel according to CH0 in ADCSR.

channel as follows:

1. A/D conversion is started when the ADST bit in ADCSR is set to 1, according to software or external trigger input.
2. When A/D conversion is completed, the result is transferred to the corresponding A/D data register of the channel.
3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the wait state.

19.4.2 Scan Mode

In scan mode, A/D conversion is performed sequentially for the analog input of the specified channels (four channels maximum) as follows:

1. When the ADST bit in ADCSR is set to 1 by software or external trigger input, A/D conversion starts on the first channel in the group (AN0 when CH3 and CH2 = B'00, AN4 when CH3 and CH2 = B'01, AN8 when CH3 and CH2 = B'10, AN12 when CH3 and CH2 = B'11).
2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
3. When conversion of all the selected channels is completed, the ADF flag in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. A/D conversion starts again on the first channel in the group.
4. The ADST bit is not automatically cleared to 0. Steps [2] and [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops.

In scan mode, the values given in table 19.3 apply to the first conversion time. In the subsequent conversions, the conversion time is 128 states (fixed) when CKS = 0 and 66 (fixed) when CKS = 1.




Figure 19.2 A/D Conversion Timing

A/D conversion can also be started by an external trigger input. When the TRGE bit in ADCSR is set to 1, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A falling edge at the $\overline{\text{ADTRG}}$ pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 19.3 shows the timing.




Figure 19.3 External Trigger Input Timing

when the digital output changes from the minimum voltage value 0000000000 to 0000000001 (see figure 19.5).

- Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 1111111111 (see figure 19.5).

- Nonlinearity error

The deviation from the ideal A/D conversion characteristic as the voltage changes from 0 to full scale. This does not include the offset error, full-scale error, or quantization error.

- Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.




Figure 19.4 A/D Conversion Accuracy Definitions (1)




Figure 19.4 A/D Conversion Accuracy Definitions (2)

input resistance of $10\text{ k}\Omega$, and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a high differential coefficient (e.g., $5\text{ mV}/\mu\text{s}$ or greater) (see figure 19.5). When converting a high-frequency analog signal or converting in scan mode, a low-impedance buffer should be inserted.

19.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or antennas on the board.




Figure 19.5 Analog Input Circuit Example

and LVDR (reset by low voltage detect) circuits.

This circuit is used to prevent abnormal operation (runaway execution) from occurring on power supply voltage fall and to recreate the state before the power supply voltage fall when power supply voltage rises again.

Even if the power supply voltage falls, the unstable state when the power supply voltage is below the guaranteed operating voltage can be removed by entering standby mode when the power supply voltage is exceeding the guaranteed operating voltage and during normal operation. Thus, system stability can be improved. If the power supply voltage falls more, the reset state is automatically entered. When the power supply voltage rises again, the reset state is held for a specified period, then a normal state is automatically entered.

Figure 20.2 is a block diagram of the power-on reset circuit and the low-voltage detection

LVDI: Monitors the power-supply voltage, and generates an interrupt when the voltage below or rises above respective specified values.

Two pairs of detection levels for reset generation voltage are available: when only the circuit is used, or when the LVDI and LVDR circuits are both used.




Figure 20.1 Block Diagram around BGR




Figure 20.2 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit

the LVDR function, enable or disable the LVDR function, and enable or disable generation of a reset interrupt when the power-supply voltage rises above or falls below the respective levels.

Table 20.1 shows the relationship between the LVDCR settings and select functions. LVDCR should be set according to table 20.1.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1. Data write is inhibited.
3	LVDSEL	1	R/W	LVDR Detection Level Select 0: Reset detection voltage is 2.3 V (typ.) 1: Reset detection voltage is 3.6 V (typ.) When the falling or rising voltage detection interrupt is used, reset detection voltage of 2.3 V (typ.) should be used. When only a reset detection interrupt is used, reset detection voltage of 3.6 V (typ.) should be used. This bit is initialized by a LVDR reset.
2	—	1	—	Reserved This bit is always read as 1. Data write is inhibited.
1	LVDDE	0	R/W	Voltage-Fall-Interrupt Enable 0: Interrupt on the power-supply voltage falling below the selected detection level disabled 1: Interrupt on the power-supply voltage falling below the selected detection level enabled

LVDSSEL	LVDDE	LVDUE	Power-On Reset	LVDR Reset	Low-Voltage- Detection Falling Interrupt	Low- Voltage- Detection Rising
1	0	0	√	√	—	—
0	1	0	√	√	√	—
0	1	1	√	√	√	√

	LVDUF	0	R/W	<p>LVD Power-Supply Voltage Fall Flag</p> <p>[Setting condition]</p> <p>When the power-supply voltage falls below V_{int} (typ. = 3.7 V)</p> <p>[Clearing condition]</p> <p>Writing 0 to this bit after reading it as 1</p>
0	LVDUF	0*	R/W	<p>LVD Power-Supply Voltage Rise Flag</p> <p>[Setting condition]</p> <p>When the power supply voltage falls below V_{int} while the LVDUE bit in LVDCCR is set to 1, then above V_{int} (U) (typ. = 4.0 V) before falling below V_{reset1} (typ. = 2.3 V)</p> <p>[Clearing condition]</p> <p>Writing 0 to this bit after reading it as 1</p>

Note: * Initialized by LVDR.

131,072 clock (ϕ) cycles. The noise cancellation circuit of approximately 100 ns is incorporated to prevent the incorrect operation of this LSI by noise on the $\overline{\text{RES}}$ signal.

To achieve stable operation of this LSI, the power supply needs to rise to its full level and stabilize within the specified time. The maximum time required for the power supply to rise and stabilize after power has been supplied (t_{PWON}) is determined by the oscillation frequency (f_{OSC}) and capacitor (C_{RES}) which is connected to $\overline{\text{RES}}$ pin (C_{RES}). If t_{PWON} means the time required to reach 90 % of supply voltage, the power supply circuit should be designed to satisfy the following formula:

$$t_{\text{PWON}} \text{ (ms)} \leq 90 \times C_{\text{RES}} \text{ (\mu F)} + 162/f_{\text{OSC}} \text{ (MHz)}$$

$$(t_{\text{PWON}} \leq 3000 \text{ ms, } C_{\text{RES}} \geq 0.22 \text{ }\mu\text{F, and } f_{\text{OSC}} = 10 \text{ in 4-MHz to 10-MHz operation})$$

Note that the power supply voltage (V_{CC}) must fall below $V_{\text{por}} = 100 \text{ mV}$ and rise after the $\overline{\text{RES}}$ pin is removed. To remove charge on the $\overline{\text{RES}}$ pin, it is recommended that a diode be placed near V_{CC} . If the power supply voltage (V_{CC}) rises from the point above V_{por} , a reset on reset may not occur.




Figure 20.3 Operational Timing of Power-On Reset Circuit

cycles, and then releases the internal reset signal. Since the LVDSEL bit in the LVDCR is initialized to 1 at this point, Vreset during Vcc rising remains 3.6 V, even if the LVDSEL has been set to 0.

Note that if the power supply voltage (Vcc) falls below $V_{LVDRmin} = 1.0\text{ V}$ and then rises from that point, the low-voltage detection reset may not occur.

If the power supply voltage (Vcc) falls below $V_{por} = 100\text{ mV}$, a power-on reset occurs.




Figure 20.4 Operational Timing of LVDR Circuit

When the power-supply voltage does not fall below V_{reset1} (typ. = 2.3 V) voltage but rises above $V_{int(U)}$ (typ. = 4.0 V) voltage, the LVDI sets the \overline{LVDINT} signal to 1. If the LVDUE bit is set to 1 at this time, the LVDUF bit in LVDSR is set to 1 and an IRQ0 interrupt request is simultaneously generated.

If the power supply voltage (V_{cc}) falls below V_{reset1} (typ. = 2.3 V) voltage, the LVDR is performed.




Figure 20.5 Operational Timing of LVDI Circuit

21.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the V_{CC} pin, and connect a capacitance of approximately μF between V_{CL} and V_{SS} , as shown in figure 21.1. The internal step-down circuit is made simply by adding this external circuit. In the external circuit interface, the external power voltage connected to V_{CC} and the GND potential connected to V_{SS} are the reference levels. For example, for port input/output levels, the V_{CC} level is the reference for the high level, and the V_{SS} level is that for the low level. The A/D converter analog power supply is not affected by the internal step-down circuit.




Figure 21.1 Power Supply Connection when Internal Step-Down Circuit is Used




Figure 21.2 Power Supply Connection when Internal Step-Down Circuit is Not

- The number of access states is indicated.
2. Register bits
 - Bit configurations of the registers are described in the same order as the register address.
 - Reserved bits are indicated by — in the bit name column.
 - When registers consist of 16 bits, bits are described from the MSB side.
 3. Register states in each operating mode
 - Register states are described in the same order as the register addresses.
 - The register states described here are for the basic operating modes. If there is a special mode for an on-chip peripheral module, refer to the section on that on-chip peripheral module.

General register A_0	GRA_0	16	H'FFF102	Timer RD (Channel 0)	16* ¹
General register B_0	GRB_0	16	H'FFF104	Timer RD (Channel 0)	16* ¹
General register C_0	GRC_0	16	H'FFF106	Timer RD (Channel 0)	16* ¹
General register D_0	GRD_0	16	H'FFF108	Timer RD (Channel 0)	16* ¹
Timer RD counter_1	TRDCNT_1	16	H'FFF10A	Timer RD (Channel 1)	16* ¹
General register A_1	GRA_1	16	H'FFF10C	Timer RD (Channel 1)	16* ¹
General register B_1	GRB_1	16	H'FFF10E	Timer RD (Channel 1)	16* ¹
General register C_1	GRC_1	16	H'FFF110	Timer RD (Channel 1)	16* ¹
General register D_1	GRD_1	16	H'FFF112	Timer RD (Channel 1)	16* ¹
Timer RD counter_2	TRDCNT_2	16	H'FFF140	Timer RD (Channel 2)	16* ¹
General register A_2	GRA_2	16	H'FFF142	Timer RD (Channel 2)	16* ¹
General register B_2	GRB_2	16	H'FFF144	Timer RD (Channel 2)	16* ¹
General register C_2	GRC_2	16	H'FFF146	Timer RD (Channel 2)	16* ¹

(Channel 3)					
General register D_3	GRD_3	16	H'FFF152	Timer RD (Channel 3)	16* ¹
Timer RC counter	TRCCNT	16	H'FFF180	Timer RC	16* ¹
General register A	GRA	16	H'FFF182	Timer RC	16* ¹
General register B	GRB	16	H'FFF184	Timer RC	16* ¹
General register C	GRC	16	H'FFF186	Timer RC	16* ¹
General register D	GRD	16	H'FFF188	Timer RC	16* ¹
Serial mode register_3	SMR_3	8	H'FFF600	SCI3_3	8
Bit rate register_3	BRR_3	8	H'FFF601	SCI3_3	8
Serial control register_3_3	SCR3_3	8	H'FFF602	SCI3_3	8
Transmit data register_3	TDR_3	8	H'FFF603	SCI3_3	8
Serial status register_3	SSR_3	8	H'FFF604	SCI3_3	8
Receive data register_3	RDR_3	8	H'FFF605	SCI3_3	8
Serial mode control register_3	SMCR_3	8	H'FFF608	SCI3_3	8
A/D data register A	ADDRA	16	H'FFF610	A/D converter	8
A/D data register B	ADDRB	16	H'FFF612	A/D converter	8
A/D data register C	ADDRC	16	H'FFF614	A/D converter	8
A/D data register D	ADDRD	16	H'FFF616	A/D converter	8
A/D control/status register	ADCSR	8	H'FFF618	A/D converter	8
A/D control register	ADCR	8	H'FFF619	A/D converter	8
Port data register D	PDRD	8	H'FFF624	I/O port	8
Port data register E	PDRE	8	H'FFF625	I/O port	8
Port data register F	PDRF	8	H'FFF626	I/O port	8

Port control register G	PCRH	8	H'FFF637	I/O port	8
Port control register H	PCRH	8	H'FFF638	I/O port	8
Port control register J	PCRJ	8	H'FFF639	I/O port	8
Module standby control register 4	MSTCR4	8	H'FFF64F	Power-down modes	8
Timer RD control register_0	TRDCR_0	8	H'FFF654	Timer RD (Channel 0)	8
Timer RD I/O control register A_0	TRDIORA_0	8	H'FFF655	Timer RD (Channel 0)	8
Timer RD I/O control register C_0	TRDIORC_0	8	H'FFF656	Timer RD (Channel 0)	8
Timer RD status register_0	TRDSR_0	8	H'FFF657	Timer RD (Channel 0)	8
Timer RD interrupt enable register_0	TRDIER_0	8	H'FFF658	Timer RD (Channel 0)	8
PWM mode output level control register_0	POCR_0	8	H'FFF659	Timer RD (Channel 0)	8
Timer RD digital filtering function select register_0	TRDDF_0	8	H'FFF65A	Timer RD (Channel 0)	8
Timer RD control register_1	TRDCR_1	8	H'FFF65B	Timer RD (Channel 1)	8
Timer RD I/O control register A_1	TRDIORA_1	8	H'FFF65C	Timer RD (Channel 1)	8
Timer RD I/O control register C_1	TRDIORC_1	8	H'FFF65D	Timer RD (Channel 1)	8
Timer RD status register_1	TRDSR_1	8	H'FFF65E	Timer RD (Channel 1)	8

Timer RD mode register_01	TRDMR_01	8	H'FFF663	Timer RD (Channel 0 and 1 common)	8
Timer RD PWM mode register_01	TRDPMR_01	8	H'FFF664	Timer RD (Channel 0 and 1 common)	8
Timer RD function control register_01	TRDFCR_01	8	H'FFF665	Timer RD (Channel 0 and 1 common)	8
Timer output master enable register 1_01	TRDOER1_01	8	H'FFF666	Timer RD (Channel 0 and 1 common)	8
Timer output master enable register 2_01	TRDOER2_01	8	H'FFF667	Timer RD (Channel 0 and 1 common)	8
Timer RD output control register_01	TRDOCR_01	8	H'FFF668	Timer RD (Channel 0 and 1 common)	8
Timer RD control register_2	TRDCR_2	8	H'FFF694	Timer RD (Channel 2)	8
Timer RD I/O control register A_2	TRDIORA_2	8	H'FFF695	Timer RD (Channel 2)	8
Timer RD I/O control register C_2	TDRIORC_2	8	H'FFF696	Timer RD (Channel 2)	8
Timer RD status register_2	TRDSR_2	8	H'FFF697	Timer RD (Channel 2)	8
Timer RD interrupt enable register_2	TRDIER_2	8	H'FFF698	Timer RD (Channel 2)	8

					(Channel 3)	
Timer RD status register_3	TRDSR_3	8	H'FFF69E	Timer RD (Channel 3)	8	
Timer RD interrupt enable register_3	TRDIER_3	8	H'FFF69F	Timer RD (Channel 3)	8	
PWM mode output level control register_3	POCR_3	8	H'FFF6A0	Timer RD (Channel 3)	8	
Timer RD digital filtering function select register_3	TRDDF_3	8	H'FFF6A1	Timer RD (Channel 3)	8	
Timer RD start register_23	TRDSTR_23	8	H'FFF6A2	Timer RD (Channel 2 and 3 common)	8	
Timer RD mode register_23	TRDMDR_23	8	H'FFF6A3	Timer RD (Channel 2 and 3 common)	8	
Timer RD PWM mode register_23	TRDPMR_23	8	H'FFF6A4	Timer RD (Channel 2 and 3 common)	8	
Timer RD function control register_23	TRDFCR_23	8	H'FFF6A5	Timer RD (Channel 2 and 3 common)	8	
Timer RD output master enable register 1_23	TRDOER1_23	8	H'FFF6A6	Timer RD (Channel 2 and 3 common)	8	
Timer RD output master enable register 2_23	TRDOER2_23	8	H'FFF6A7	Timer RD (Channel 2 and 3 common)	8	

Timer RC I/O control register 1	TRCIOR1	8	H'FFF6CF	Timer RC	8
Timer RC control register 2	TRCCR2	8	H'FFF6D0	Timer RC	8
Timer RC digital filtering function select register	TRCDF	8	H'FFF6D1	Timer RC	8
Timer RC output enable register	TRCOER	8	H'FFF6D2	Timer RC	8
Second data register/free running counter data register	RSECDR	8	H'FFF728	RTC	8
Minute data register	RMINDR	8	H'FFF729	RTC	8
Hour data register	RHRDR	8	H'FFF72A	RTC	8
Day-of-week data register	RWKDR	8	H'FFF72B	RTC	8
RTC control register 1	RTCCR1	8	H'FFF72C	RTC	8
RTC control register 2	RTCCR2	8	H'FFF72D	RTC	8
Clock source select register	RTCCSR	8	H'FFF72F	RTC	8
Low-voltage-detection control register	LVDCR	8	H'FFF730	LVD	8
Low-voltage-detection status register	LVDSR	8	H'FFF731	LVD	8
Clock control status register	CKCSR	8	H'FFF734	Clock pulse generator	8
RC control register	RCCR	8	H'FFF738	On-chip oscillator	8
RC trimming data protect register	RCTRMDPR	8	H'FFF739	On-chip oscillator	8
RC trimming register	RCTRMDR	8	H'FFF73A	On-chip oscillator	8
Interrupt control register A	ICRA	8	H'FFF73C	Interrupt	8

Channel status register 2	CSR_2	8	H'FFF744	SCI3_2	8
Receive data register 2	RDR_2	8	H'FFF745	SCI3_2	8
I ² C bus control register 1	ICCR1	8	H'FFF748	IIC2	8
I ² C bus control register 2	ICCR2	8	H'FFF749	IIC2	8
I ² C bus mode register	ICMR	8	H'FFF74A	IIC2	8
I ² C bus interrupt enable register	ICIER	8	H'FFF74B	IIC2	8
I ² C bus status register	ICSR	8	H'FFF74C	IIC2	8
Slave address register	SAR	8	H'FFF74D	IIC2	8
I ² C bus transmit data register	ICDRT	8	H'FFF74E	IIC2	8
I ² C bus receive data register	ICDRR	8	H'FFF74F	IIC2	8
Timer mode register B1	TMB1	8	H'FFF760	Timer B1	8
Timer counter B1	TCB1	8	H'FFF761	Timer B1	8
Timer load register B1	TLB1	8	H'FFF761	Timer B1	8
Flash memory control register 1	FLMCR1	8	H'FFFF90	ROM	8
Flash memory control register 2	FLMCR2	8	H'FFFF91	ROM	8
Flash memory power control register	FLPWCR	8	H'FFFF92	ROM	8
Erase block register 1	EBR1	8	H'FFFF93	ROM	8
Flash memory enable register	FENR	8	H'FFFF9B	ROM	8
Timer control register V0	TCRV0	8	H'FFFFA0	Timer V	8
Timer control/status register V	TCSR_V	8	H'FFFFA1	Timer V	8
Time constant register A	TCORA	8	H'FFFFA2	Timer V	8
Time constant register B	TCORB	8	H'FFFFA3	Timer V	8
Timer counter V	TCNTV	8	H'FFFFA4	Timer V	8

PWM data register E	PWDR E	8	H'FFFFFFE	14-bit PWM	8
PWM data register U	PWDRU	8	H'FFFBD	14-bit PWM	8
PWM control register	PWCR	8	H'FFFBE	14-bit PWM	8
Timer control/status register WD	TCSRWD	8	H'FFFC0	WD* ²	8
Timer counter WD	TCWD	8	H'FFFC1	WD* ²	8
Timer mode register WD	TMWD	8	H'FFFC2	WD* ²	8
Address break control register	ABRKCR	8	H'FFFC8	Address break	8
Address break status register	ABRKSR	8	H'FFFC9	Address break	8
Break address register H	BARH	8	H'FFFC A	Address break	8
Break address register L	BARL	8	H'FFFCB	Address break	8
Break data register H	BDRH	8	H'FFFC C	Address break	8
Break data register L	BDRL	8	H'FFFC D	Address break	8
Break address register E	BARE	8	H'FFFC F	Address break	8
Port pull-up control register 1	PUCR1	8	H'FFFD0	I/O Port	8
Port pull-up control register 5	PUCR5	8	H'FFFD1	I/O Port	8
Port data register 1	PDR1	8	H'FFFD4	I/O Port	8
Port data register 2	PDR2	8	H'FFFD5	I/O Port	8
Port data register 3	PDR3	8	H'FFFD6	I/O Port	8
Port data register 5	PDR5	8	H'FFFD8	I/O Port	8
Port data register 7	PDR7	8	H'FFFDA	I/O Port	8
Port data register 8	PDR8	8	H'FFFD B	I/O Port	8
Port data register C	PDRC	8	H'FFFD E	I/O Port	8
Port mode register 1	PMR1	8	H'FFFE0	I/O Port	8
Port mode register 5	PMR5	8	H'FFFE1	I/O Port	8

System control register 3	SYSCR3	8	H'FFFFFFE	Power-down modes	8
System control register 1	SYSCR1	8	H'FFFFFF0	Power-down modes	8
System control register 2	SYSCR2	8	H'FFFFFF1	Power-down modes	8
Interrupt edge select register 1	IEGR1	8	H'FFFFFF2	Interrupt	8
Interrupt edge select register 2	IEGR2	8	H'FFFFFF3	Interrupt	8
Interrupt enable register 1	IENR1	8	H'FFFFFF4	Interrupt	8
Interrupt enable register 2	IENR2	8	H'FFFFFF5	Interrupt	8
Interrupt flag register 1	IRR1	8	H'FFFFFF6	Interrupt	8
Interrupt flag register 2	IRR2	8	H'FFFFFF7	Interrupt	8
Wakeup interrupt flag register	IWPR	8	H'FFFFFF8	Interrupt	8
Module standby control register 1	MSTCR1	8	H'FFFFFF9	Power-down modes	8
Module standby control register 2	MSTCR2	8	H'FFFFFFA	Power-down modes	8

Notes: 1. These registers can be accessed by word size only.
2. WDT: Watchdog timer

	GRA0L7	GRA0L6	GRA0L5	GRA0L4	GRA0L3	GRA0L2	GRA0L1	GRA0L0
GRB_0	GRB0H7	GRB0H6	GRB0H5	GRB0H4	GRB0H3	GRB0H2	GRB0H1	GRB0H0
	GRB0L7	GRB0L6	GRB0L5	GRB0L4	GRB0L3	GRB0L2	GRB0L1	GRB0L0
GRC_0	GRC0H7	GRC0H6	GRC0H5	GRC0H4	GRC0H3	GRC0H2	GRC0H1	GRC0H0
	GRC0L7	GRC0L6	GRC0L5	GRC0L4	GRC0L3	GRC0L2	GRC0L1	GRC0L0
GRD_0	GRD0H7	GRD0H6	GRD0H5	GRD0H4	GRD0H3	GRD0H2	GRD0H1	GRD0H0
	GRD0L7	GRD0L6	GRD0L5	GRD0L4	GRD0L3	GRD0L2	GRD0L1	GRD0L0
TRDCNT_1	TCNT1H7	TCNT1H6	TCNT1H5	TCNT1H4	TCNT1H3	TCNT1H2	TCNT1H1	TCNT1H0
	TCNT1L7	TCNT1L6	TCNT1L5	TCNT1L4	TCNT1L3	TCNT1L2	TCNT1L1	TCNT1L0
GRA_1	GRA1H7	GRA1H6	GRA1H5	GRA1H4	GRA1H3	GRA1H2	GRA1H1	GRA1H0
	GRA1L7	GRA1L6	GRA1L5	GRA1L4	GRA1L3	GRA1L2	GRA1L1	GRA1L0
GRB_1	GRB1H7	GRB1H6	GRB1H5	GRB1H4	GRB1H3	GRB1H2	GRB1H1	GRB1H0
	GRB1L7	GRB1L6	GRB1L5	GRB1L4	GRB1L3	GRB1L2	GRB1L1	GRB1L0
GRC_1	GRC1H7	GRC1H6	GRC1H5	GRC1H4	GRC1H3	GRC1H2	GRC1H1	GRC1H0
	GRC1L7	GRC1L6	GRC1L5	GRC1L4	GRC1L3	GRC1L2	GRC1L1	GRC1L0
GRD_1	GRD1H7	GRD1H6	GRD1H5	GRD1H4	GRD1H3	GRD1H2	GRD1H1	GRD1H0
	GRD1L7	GRD1L6	GRD1L5	GRD1L4	GRD1L3	GRD1L2	GRD1L1	GRD1L0
TRDCNT_2	TCNT2H7	TCNT2H6	TCNT2H5	TCNT2H4	TCNT2H3	TCNT2H2	TCNT2H1	TCNT2H0
	TCNT2L7	TCNT2L6	TCNT2L5	TCNT2L4	TCNT2L3	TCNT2L2	TCNT2L1	TCNT2L0
GRA_2	GRA2H7	GRA2H6	GRA2H5	GRA2H4	GRA2H3	GRA2H2	GRA2H1	GRA2H0
	GRA2L7	GRA2L6	GRA2L5	GRA2L4	GRA2L3	GRA2L2	GRA2L1	GRA2L0
GRB_2	GRB2H7	GRB2H6	GRB2H5	GRB2H4	GRB2H3	GRB2H2	GRB2H1	GRB2H0
	GRB2L7	GRB2L6	GRB2L5	GRB2L4	GRB2L3	GRB2L2	GRB2L1	GRB2L0

GRB_3	GRB3H7	GRB3H6	GRB3H5	GRB3H4	GRB3H3	GRB3H2	GRB3H1	GRB3H0	
	GRB3L7	GRB3L6	GRB3L5	GRB3L4	GRB3L3	GRB3L2	GRB3L1	GRB3L0	
GRC_3	GRC3H7	GRC3H6	GRC3H5	GRC3H4	GRC3H3	GRC3H2	GRC3H1	GRC3H0	
	GRC3L7	GRC3L6	GRC3L5	GRC3L4	GRC3L3	GRC3L2	GRC3L1	GRC3L0	
GRD_3	GRD3H7	GRD3H6	GRD3H5	GRD3H4	GRD3H3	GRD3H2	GRD3H1	GRD3H0	
	GRD3L7	GRD3L6	GRD3L5	GRD3L4	GRD3L3	GRD3L2	GRD3L1	GRD3L0	
TRCCNT	TCNTH7	TCNTH6	TCNTH5	TCNTH4	TCNTH3	TCNTH2	TCNTH1	TCNTH0	T
	TCNTL7	TCNTL6	TCNTL5	TCNTL4	TCNTL3	TCNTL2	TCNTL1	TCNTL0	
GRA	GRAH7	GRAH6	GRAH5	GRAH4	GRAH3	GRAH2	GRAH1	GRAH0	
	GRAL7	GRAL6	GRAL5	GRAL4	GRAL3	GRAL2	GRAL1	GRAL0	
GRB	GRBH7	GRBH6	GRBH5	GRBH4	GRBH3	GRBH2	GRBH1	GRBH0	
	GRBL7	GRBL6	GRBL5	GRBL4	GRBL3	GRBL2	GRBL1	GRBL0	
GRC	GRCH7	GRCH6	GRCH5	GRCH4	GRCH3	GRCH2	GRCH1	GRCH0	
	GRCL7	GRCL6	GRCL5	GRCL4	GRCL3	GRCL2	GRCL1	GRCL0	
GRD	GRDH7	GRDH6	GRDH5	GRDH4	GRDH3	GRDH2	GRDH1	GRDH0	
	GRDL7	GRDL6	GRDL5	GRDL4	GRDL3	GRDL2	GRDL1	GRDL0	
SMR_3	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	S
BRR_3	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	
SCR3_3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
TDR_3	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	
SSR_3	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	
RDR_3	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	
SMCR_3	—	—	—	—	—	NFEN_3	TXD_3	MSTS3_3	

ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0
ADCR	TRGE	—	—	—	—	—	—	CH3
PDRD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDRE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
PDRF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
PDRG	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0
PDRH	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
PDRJ	—	—	—	—	—	—	PJ1	PJ0
PMRF	—	—	—	—	—	—	—	PMRF0
PMRG	PMRG7	PMRG6	PMRG5	—	PMRG3	PMRG2	PMRG1	PMRG0
PCRD	PCRD7	PCRD6	PCRD5	PCRD4	PCRD3	PCRD2	PCRD1	PCRD0
PCRE	PCRE7	PCRE6	PCRE5	PCRE4	PCRE3	PCRE2	PCRE1	PCRE0
PCRG	PCRG7	PCRG6	PCRG5	PCRG4	PCRG3	PCRG2	PCRG1	PCRG0
PCRH	PCRH7	PCRH6	PCRH5	PCRH4	PCRH3	PCRH2	PCRH1	PCRH0
PCRJ	—	—	—	—	—	—	PCRJ1	PCRJ0
MSTCR4	MSTTRC	MSTAD	MSTTRD0	MSTTRD1	—	—	—	—
TRDCR_0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TRDORA_0	—	IOB2	IOB1	IOB0	—	IOA2	IOA1	IOA0
TRDIORC_0	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TRDSR_0	—	—	—	OVF	IMFD	IMFC	IMFB	IMFA
TRDIER_0	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA
POCR_0	—	—	—	—	—	POLD	POLC	POLB
TRDDF_0	DFCK1	DFCK0	—	—	DFD	DFC	DFB	DFA

TRDSTR_01	—	—	—	—	CSTPN1	CSTPN0	STR1	STR0	(C ar cc
TRDMDR_01	BFD1	BFC1	BFD0	BFC0	—	—	—	SYNC	
TRDPMR_01	—	PWMD1	PWMC1	PWMB1	—	PWMD0	PWMC0	PWMB0	
TRDFCR_01	PWM3	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD1	CMD0	
TRDOER1_01	ED1	EC1	EB1	EA1	ED0	EC0	EB0	EA0	
TRDOER2_01	PTO	—	—	—	—	—	—	—	
TRDOCR_01	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0	
TRDCR_2	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	T (
TRDIORA_2	—	IOB2	IOB1	IOB0	—	IOA2	IOA1	IOA0	(C
TRDIORC_2	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	
TRDSR_2	—	—	—	OVF	IMFD	IMFC	IMFB	IMFA	
TRDIER_2	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA	
POCR_2	—	—	—	—	—	POLD	POLC	POLB	
TRDDF_2	DFCK1	DFCK0	—	—	DFD	DFC	DFB	DFA	
TRDCR_3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	T (
TRDIORA_3	—	IOB2	IOB1	IOB0	—	IOA2	IOA1	IOA0	(C
TRDIORC_3	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	
TRDSR_3	—	—	UDF	OVF	IMFD	IMFC	IMFB	IMFA	
TRDIER_3	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA	
POCR_3	—	—	—	—	—	POLD	POLC	POLB	
TRDDF_3	DFCK1	DFCK0	—	—	DFD	DFC	DFB	DFA	
TRDSTR_23	—	—	—	—	CSTPN1	CSTPN0	STR1	STR0	T (
TRDMDR_23	BFD1	BFC1	BFD0	BFC0	—	—	—	SYNC	(C ar cc
TRDPMR_23	—	PWMD1	PWMC1	PWMB1	—	PWMD0	PWMC0	PWMB0	

TRCCH0	—	IOB2	IOB1	IOB0	—	IOA2	IOA1	IOA0
TRCCH1	—	IOD2	IOD1	IOD0	—	IOC2	IOC1	IOC0
TRCCR2	TCEG1	TCEG0	CSTP	—	—	—	—	—
TRCDF	DFCK1	DFCK0	—	DFTRG	DFD	DFC	DFB	DFA
TRCOER	PTO	—	—	—	ED	EC	EB	EA
RSECDR	BSY	SC12	SC11	SC10	SC03	SC02	SC01	SC00
RMINDR	BSY	MN12	MN11	MN10	MN03	MN02	MN01	MN00
RHRDR	BSY	—	HR11	HR10	HR03	HR02	HR01	HR00
RWKDR	BSY	—	—	—	—	WK2	WK1	WK0
RTCCR1	RUN	12/24	PM	RST	INT	—	—	—
RTCCR2	—	—	FOIE	WKIE	DYIE	HRIE	MNIE	SEIE
RTCCSR	—	RCS6	RCS5	—	RCS3	RCS2	RCS1	RCS0
LVDCR	—	—	—	—	LVDSSEL	—	LVDDE	LVDUE
LVDSR	—	—	—	—	—	—	LVDDF	LVDUF
CKCSR	PMRJ1	PMRJ0	—	OSCSEL	CKSWIE	CKSWIF	—	CKSTA
RCCR	RCSTP	FSEL	VCLSEL	—	—	—	RCPSC1	RCPSC0
RCTRM DPR	WRI	PRWE	LOCKDW	TRMDRWE	—	—	—	—
RCTRM DR	TRMD7	TRMD6	TRMD5	TRMD4	TRMD3	TRMD2	TRMD1	TRMD0
ICRA	ICRA7	ICRA6	ICRA5	ICRA4	ICRA3	ICRA2	ICRA1	—
ICRB	—	ICRB6	ICRB5	ICRB4	—	—	—	—
ICRC	ICRC7	—	—	ICRC4	—	ICRC2	ICRC1	ICRC0
ICRD	ICRD7	ICRD6	ICRD5	ICRD4	ICRD3	—	—	—

ICMR	MLS	WAIT	—	—	BCWP	BC2	BC1	BC0	
ICIER	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT	
ICSR	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ	
SAR	SVA6	SAV5	SAV4	SAV3	SVA2	SAV1	SAV0	FS	
ICDRT	ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0	
ICDRR	ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0	
TMB1	TMB17	—	—	—	—	TMB12	TMB11	TMB10	T
TCB1	TCB17	TCB16	TCB15	TCB14	TCB13	TCB12	TCB11	TCB10	
TLB1	TLB17	TLB16	TLB15	TLB14	TLB13	TLB12	TLB11	TLB10	
FLMCR1	—	SWE	ESU	PSU	EV	PV	E	P	R
FLMCR2	FLER	—	—	—	—	—	—	—	
FLPWCR	PDWND	—	—	—	—	—	—	—	
EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	
FENR	FLSHE	—	—	—	—	—	—	—	
TCRV0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	T
TCSRV	CMFB	CMFA	OVF	—	OS3	OS2	OS1	OS0	
TCORA	TCORA7	TCORA6	TCORA5	TCORA4	TCORA3	TCORA2	TCORA1	TCORA0	
TCORB	TCORB7	TCORB6	TCORB5	TCORB4	TCORB3	TCORB2	TCORB1	TCORB0	
TCNTV	TCNTV7	TCNTV6	TCNTV5	TCNTV4	TCNTV3	TCNTV2	TCNTV1	TCNTV0	
TCRV1	—	—	—	TVEG1	TVEG0	TRGE	—	ICKS0	
SMR	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	S
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	
SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	

TMWD	—	—	—	—	CKS3	CKS2	CKS1	CKS0
ABRKCR	RTINTE	CSEL1	CSEL0	ACMP2	ACMP1	ACMP0	DCMP1	DCMP0
ABRKSr	ABIF	ABIE	—	—	—	—	—	—
BARH	BARH7	BARH6	BARH5	BARH4	BARH3	BARH2	BARH1	BARH0
BARL	BARL7	BARL6	BARL5	BARL4	BARL3	BARL2	BARL1	BARL0
BDRH	BDRH7	BDRH6	BDRH5	BDRH4	BDRH3	BDRH2	BDRH1	BDRH0
BDRL	BDRL7	BDRL6	BDRL5	BDRL4	BDRL3	BDRL2	BDRL1	BDRL0
BARE	BARE7	BARE6	BARE5	BARE4	BARE3	BARE2	BARE1	BARE0
PUCR1	PUCR17	PUCR16	PUCR15	PUCR14	—	PUCR12	PUCR11	PUCR10
PUCR5	—	—	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50
PDR1	P17	P16	P15	P14	—	P12	P11	P10
PDR2	P27	P26	P25	P24	P23	P22	P21	P20
PDR3	P37	P36	P35	P34	P33	P32	P31	P30
PDR5	P57	P56	P55	P54	P53	P52	P51	P50
PDR7	P77	P76	P75	P74	—	P72	P71	P70
PDR8	P87	P86	P85	—	—	—	—	—
PDRC	—	—	—	—	PC3	PC2	PC1	PC0
PMR1	IRQ3	IRQ2	IRQ1	IRQ0	TXD2	PWM	TXD	TMOW
PMR5	POF57	POF56	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0
PMR3	POF27	POF26	POF25	POF24	POF23	—	—	—
PCR1	PCR17	PCR16	PCR15	PCR14	—	PCR12	PCR11	PCR10
PCR2	PCR27	PCR26	PCR25	PCR24	PCR23	PCR22	PCR21	PCR20
PCR3	PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30

IEGR1	—	—	—	—	IEG3	IEG2	IEG1	IEG0	IEG0
IEGR2	—	—	WPEG5	WPEG4	WPEG3	WPEG2	WPEG1	WPEG0	WPEG0
IENR1	IENDT	IENTA	IENWP	—	IEN3	IEN2	IEN1	IEN0	IEN0
IENR2	—	—	IENB1	—	—	—	—	—	—
IRR1	IRRDT	IRRTA	—	—	IRRI3	IRRI2	IRRI1	IRRI0	IRRI0
IRR2	—	—	IRRTB1	—	—	—	—	—	—
IWPR	—	—	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0	IWPF0
MSTCR1	—	MSTIIC	MSTS3	—	MSTWD	—	MSTTV	MSTTA	MSTTA
MSTCR2	MSTS3_2	—	—	MSTTB1	—	—	—	—	MSTPWM

Note: * WDT: Watchdog timer

GRA_1	Initialized	—	—	—	—	—	(Cha
GRB_1	Initialized	—	—	—	—	—	
GRC_1	Initialized	—	—	—	—	—	
GRD_1	Initialized	—	—	—	—	—	
TRDCNT_2	Initialized	—	—	—	—	—	Time
GRA_2	Initialized	—	—	—	—	—	(Cha
GRB_2	Initialized	—	—	—	—	—	
GRC_2	Initialized	—	—	—	—	—	
GRD_2	Initialized	—	—	—	—	—	
TRDCNT_3	Initialized	—	—	—	—	—	Time
GRA_3	Initialized	—	—	—	—	—	(Cha
GRB_3	Initialized	—	—	—	—	—	
GRC_3	Initialized	—	—	—	—	—	
GRD_3	Initialized	—	—	—	—	—	
TRCCNT	Initialized	—	—	—	—	—	Time
GRA	Initialized	—	—	—	—	—	
GRB	Initialized	—	—	—	—	—	
GRC	Initialized	—	—	—	—	—	
GRD	Initialized	—	—	—	—	—	

ADDRB	Initialized	—	—	Initialized	Initialized	Initialized	
ADDRC	Initialized	—	—	Initialized	Initialized	Initialized	
ADDRD	Initialized	—	—	Initialized	Initialized	Initialized	
ADCSR	Initialized	—	—	Initialized	Initialized	Initialized	
ADCR	Initialized	—	—	Initialized	Initialized	Initialized	
PDRD	Initialized	—	—	—	—	—	I/O p
PDRE	Initialized	—	—	—	—	—	
PDRF	Initialized	—	—	—	—	—	
PDRG	Initialized	—	—	—	—	—	
PDRH	Initialized	—	—	—	—	—	
PDRJ	Initialized	—	—	—	—	—	
PMRF	Initialized	—	—	—	—	—	
PMRG	Initialized	—	—	—	—	—	
PCRD	Initialized	—	—	—	—	—	
PCRE	Initialized	—	—	—	—	—	
PCRG	Initialized	—	—	—	—	—	
PCRH	Initialized	—	—	—	—	—	
PCRJ	Initialized	—	—	—	—	—	
MSTCR4	Initialized	—	—	—	—	—	Power mode

TRDIORA_1	Initialized	—	—	—	—	—	(Cha
TRDIORC_1	Initialized	—	—	—	—	—	
TRDSR_1	Initialized	—	—	—	—	—	
TRDIER_1	Initialized	—	—	—	—	—	
POCR_1	Initialized	—	—	—	—	—	
TRDDF_1	Initialized	—	—	—	—	—	
TRDSTR_01	Initialized	—	—	—	—	—	Time
TRDMDR_01	Initialized	—	—	—	—	—	(Cha
TRDPMR_01	Initialized	—	—	—	—	—	1 co
TRDFCR_01	Initialized	—	—	—	—	—	
TRDOER1_01	Initialized	—	—	—	—	—	
TRDOER2_01	Initialized	—	—	—	—	—	
TRDOCR_01	Initialized	—	—	—	—	—	
TRDCR_2	Initialized	—	—	—	—	—	Time
TRDIORA_2	Initialized	—	—	—	—	—	(Cha
TRDIORC_2	Initialized	—	—	—	—	—	
TRDSR_2	Initialized	—	—	—	—	—	
TRDIER_2	Initialized	—	—	—	—	—	
POCR_2	Initialized	—	—	—	—	—	
TRDDF_2	Initialized	—	—	—	—	—	

TRDMDR_23	Initialized	—	—	—	—	—	(On
TRDPMR_23	Initialized	—	—	—	—	—	3 com
TRDFCR_23	Initialized	—	—	—	—	—	
TRDOER1_23	Initialized	—	—	—	—	—	
TRDOER2_23	Initialized	—	—	—	—	—	
TRDOCR_23	Initialized	—	—	—	—	—	
TRCMR	Initialized	—	—	—	—	—	Timer
TRCCR1	Initialized	—	—	—	—	—	
TRCIER	Initialized	—	—	—	—	—	
TRCSR	Initialized	—	—	—	—	—	
TRCIOR0	Initialized	—	—	—	—	—	
TRCIOR1	Initialized	—	—	—	—	—	
TRCCR2	Initialized	—	—	—	—	—	
TRCDF	Initialized	—	—	—	—	—	
TRCOER	Initialized	—	—	—	—	—	
RSECDR	Initialized	—	—	—	—	—	RTC
RMINDR	Initialized	—	—	—	—	—	
RHRDR	Initialized	—	—	—	—	—	
RWKDR	Initialized	—	—	—	—	—	
RTCCR1	Initialized	—	—	—	—	—	
RTCCR2	Initialized	—	—	—	—	—	
RTCCSR	Initialized	—	—	—	—	—	


ICND	Initialized	—	—	—	—	—	
ICRC	Initialized	—	—	—	—	—	
ICRD	Initialized	—	—	—	—	—	
SMR_2	Initialized	—	—	Initialized	Initialized	Initialized	SCI
BRR_2	Initialized	—	—	Initialized	Initialized	Initialized	
SCR3_2	Initialized	—	—	Initialized	Initialized	Initialized	
TDR_2	Initialized	—	—	Initialized	Initialized	Initialized	
SSR_2	Initialized	—	—	Initialized	Initialized	Initialized	
RDR_2	Initialized	—	—	Initialized	Initialized	Initialized	
ICCR1	Initialized	—	—	—	—	—	IIC2
ICCR2	Initialized	—	—	—	—	—	
ICMR	Initialized	—	—	—	—	—	
ICIER	Initialized	—	—	—	—	—	
ICSR	Initialized	—	—	—	—	—	
SAR	Initialized	—	—	—	—	—	
ICDRT	Initialized	—	—	—	—	—	
ICDRR	Initialized	—	—	—	—	—	
TMB1	Initialized	—	—	—	—	—	Time
TCB1	Initialized	—	—	—	—	—	
TLB1	Initialized	—	—	—	—	—	

TCORB	Initialized	—	—	Initialized	Initialized	Initialized	
TCNTV	Initialized	—	—	Initialized	Initialized	Initialized	
TCRV1	Initialized	—	—	Initialized	Initialized	Initialized	
SMR	Initialized	—	—	Initialized	Initialized	Initialized	SCI3
BRR	Initialized	—	—	Initialized	Initialized	Initialized	
SCR3	Initialized	—	—	Initialized	Initialized	Initialized	
TDR	Initialized	—	—	Initialized	Initialized	Initialized	
SSR	Initialized	—	—	Initialized	Initialized	Initialized	
RDR	Initialized	—	—	Initialized	Initialized	Initialized	
PWDRL	Initialized	—	—	—	—	—	14-bit
PWDRU	Initialized	—	—	—	—	—	
PWCR	Initialized	—	—	—	—	—	
TCSRWD	Initialized	—	—	—	—	—	WDT*
TCWD	Initialized	—	—	—	—	—	
TMWD	Initialized	—	—	—	—	—	
ABRKCR	Initialized	—	—	—	—	—	Adresse
ABRKSR	Initialized	—	—	—	—	—	
BARH	Initialized	—	—	—	—	—	
BARL	Initialized	—	—	—	—	—	
BDRH	Initialized	—	—	—	—	—	
BDRL	Initialized	—	—	—	—	—	
BARE	Initialized	—	—	—	—	—	


PDRC	Initialized	—	—	—	—	—	—	
PMR1	Initialized	—	—	—	—	—	—	
PMR5	Initialized	—	—	—	—	—	—	
PMR3	Initialized	—	—	—	—	—	—	
PCR1	Initialized	—	—	—	—	—	—	
PCR2	Initialized	—	—	—	—	—	—	
PCR3	Initialized	—	—	—	—	—	—	
PCR5	Initialized	—	—	—	—	—	—	
PCR7	Initialized	—	—	—	—	—	—	
PCR8	Initialized	—	—	—	—	—	—	
PCRC	Initialized	—	—	—	—	—	—	
SYSCR3	Initialized	—	—	—	—	—	—	Power mod
SYSCR1	Initialized	—	—	—	—	—	—	
SYSCR2	Initialized	—	—	—	—	—	—	
IEGR1	Initialized	—	—	—	—	—	—	Inter
IEGR2	Initialized	—	—	—	—	—	—	
IENR1	Initialized	—	—	—	—	—	—	
IENR2	Initialized	—	—	—	—	—	—	
IRR1	Initialized	—	—	—	—	—	—	
IRR2	Initialized	—	—	—	—	—	—	
IWPR	Initialized	—	—	—	—	—	—	

	and X1		
	Ports F, G		-0.3 to $AV_{CC} + 0.3$ V
	X1		-0.3 to 4.3 V
Operating temperature	T_{opr}	Regular specifications:	°C
		-20 to +75	
		Wide-range specifications:	°C
		-40 to +85	
Storage temperature	T_{stg}	-55 to +125	°C

Note: * Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.




- $AV_{CC} = 3.0$ to 5.5 V
- Active mode
- Sleep mode



- $AV_{CC} = 3.0$ to 5.5 V
- All operating modes


- Active mode
 - Sleep mode
- (When MA2 in SYSCR2 = 0)

- Subactive mode
- Subsleep mode



- AV_{CC} = 3.0 to 5.5 V
 - Active mode
 - Sleep mode
- (When MA2 in SYSCR2 = 1)

(3) Analog Power Supply Voltage and A/D Converter Accuracy Guarantee Range



- V_{CC} = 3.0 to 5.5 V
- Active mode
- Sleep mode

3.0 4.5 5.5 $V_{CC}(V)$

- Operation guarantee range
- Operation guarantee range except A/D conversion accuracy

23.2.2 DC Characteristics

Table 23.2 DC Characteristics (1)

$V_{CC} = 3.0$ to 5.5 V, $V_{SS} = 0.0$ V, $T_a = -20$ to $+75^\circ\text{C}/-40$ to $+85^\circ\text{C}$, unless otherwise indicated

Item	Symbol	Applicable Pins	Test Condition	Values			Unit
				Min.	Typ.	Max.	
Input high voltage	V_{IH}	\overline{RES} , \overline{NMI} , $\overline{WKP0}$ to $\overline{WKP5}$, $\overline{IRQ0}$ to $\overline{IRQ3}$, \overline{ADTRG} , $\overline{TMIB1}$, \overline{TMRIV} , \overline{TMCIV} , $\overline{FTIOA0}$ to $\overline{FTIOD0}$, $\overline{FTIOA1}$ to $\overline{FTIOD1}$, $\overline{FTIOA2}$ to $\overline{FTIOD2}$, $\overline{FTIOA3}$ to $\overline{FTIOD3}$, \overline{FTIOA} to \overline{FTIOD} , $\overline{SCK3}$, $\overline{SCK3_2}$, $\overline{SCK3_3}$, \overline{TRGV} , \overline{FTCI} , \overline{TRGC} , \overline{TRCOI} , $\overline{TRDOI_0}$, $\overline{TRDOI_1}$	$V_{CC} = 4.0$ to 5.5 V	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	V
				$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	V

PC0 to PC3,
PD0 to PD7,
PE0 to PE7,
PH0 to PH7,
PJ0, PJ1

PF0 to PF7, PG0 to PG7	$AV_{cc} =$ 4.0 to 5.5 V	$AV_{cc} \times 0.7$ —	$AV_{cc} + 0.3$ V
	$AV_{cc} =$ 3.0 to 5.5 V	$AV_{cc} \times 0.8$ —	$AV_{cc} + 0.3$ V
OSC1	$V_{cc} =$ 4.0 to 5.5 V	$V_{cc} - 0.5$ —	$V_{cc} + 0.3$ V
		$V_{cc} - 0.3$ —	$V_{cc} + 0.3$ V

Note: Connect the TEST pin to Vss.

SCK3, SCK3_2,
 SCK3_3, TRGV,
 FTCl, TRGC,
 TRCOI, TRDOL_0,
 TRODI_1

RXD, RXD_2, RXD_3, SCL, SDA, P10 to P12, P14 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P72, P74 to P77, P85 to P87, PC0 to PC3 PD0 to PD7 PE0 to PE7 PH0 to PH7 PJ0, PJ1	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	$V_{cc} \times 0.3$	V
		-0.3	—	$V_{cc} \times 0.2$	V
PF0 to PF7	$AV_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	$AV_{cc} \times 0.3$	V
PG0 to PG7	$AV_{cc} = 3.0 \text{ to } 5.5 \text{ V}$	-0.3	—	$AV_{cc} \times 0.2$	V
OSC1	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	0.5	V
		-0.3	—	0.3	V

		PH0 to PH7, PJ0, PJ1					
		PG0 to PG7	$-I_{OH} = 0.1 \text{ mA}$	$AV_{CC} - 0.5$	—	—	V
		P56, P57	$4.0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$ $-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 2.5$	—	—	V
			$3.0 \text{ V} \leq V_{CC} < 4.0 \text{ V}$ $-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 2.2$	—	—	V
Output low voltage	V_{OL}	P10 to P12, P14 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P72, P74 to P77, P85 to P87, PC0 to PC3, PH0 to PH3, PJ0, PJ1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	—	—	0.6	V
			$I_{OL} = 0.2 \text{ mA}$	—	—	0.4	V
		PG0 to PG7	$I_{OL} = 0.2 \text{ mA}$	—	—	0.4	V
		PD0 to PD7, PE0 to PE7, PH4 to PH7	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 20.0 \text{ mA}$	—	—	1.5	V
			$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 10.0 \text{ mA}$	—	—	1.0	V
			$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	—	—	0.4	V
			$I_{OL} = 0.4 \text{ mA}$	—	—	0.4	V
		SCL, SDA	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{OL} = 6.0 \text{ mA}$	—	—	0.6	V
			$I_{OL} = 3.0 \text{ mA}$	—	—	0.4	V

		RXD_2, SCK3_2, RXD_3, SCK3_3, SCL, SDA, TMIB1, FTCI, TRGC, TRCOI, TRDOI_0, TRDOI_1 P10 to P12, P14 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P72, P74 to P77, P85 to P87, PC0 to PC3, PD0 to PD7, PE0 to PE7, PH0 to PH7, PJ0, PJ1	$V_{IN} = 0.5 \text{ V or higher}$ ($V_{CC} - 0.5 \text{ V}$)	—	—	1.0	μA
		PF0 to PF7, PG0 to PG7	$V_{IN} = 0.5 \text{ V or higher}$ ($AV_{CC} - 0.5 \text{ V}$)	—	—	1.0	μA
Pull-up MOS current	$-I_p$	P10 to P12, P14 to P17, P50 to P55	$V_{CC} = 5.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$	50.0	—	300.0	μA
			$V_{CC} = 3.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$	—	60.0	—	μA
Input capacitance	C_{in}	All input pins except power supply pins	$f = 1 \text{ MHz},$ $V_{IN} = 0.0 \text{ V},$ $T_a = 25^\circ\text{C}$	—	—	15.0	pF

				$V_{CC} = 3.0\text{ V}$,			
				$f_{OSC} = 10\text{ MHz}$			
Sleep mode supply current	I_{SLEEP1}	V_{CC}	Sleep mode 1	—	22.0	30.0	mA
			$V_{CC} = 5.0\text{ V}$, $f_{OSC} = 20\text{ MHz}$				
	I_{SLEEP2}	V_{CC}	Sleep mode 1	—	12.0	—	
			$V_{CC} = 3.0\text{ V}$, $f_{OSC} = 10\text{ MHz}$				
	I_{SLEEP2}	V_{CC}	Sleep mode 2	—	5.0	6.5	mA
			$V_{CC} = 5.0\text{ V}$, $f_{OSC} = 20\text{ MHz}$				
	I_{SLEEP2}	V_{CC}	Sleep mode 2	—	4.5	—	
			$V_{CC} = 3.0\text{ V}$, $f_{OSC} = 10\text{ MHz}$				
Subactive mode supply current	I_{SUB}	V_{CC}	$V_{CC} = 3.0\text{ V}$	—	130	150	μA
			32-kHz crystal resonator used	—	50	70	
			$(\phi_{SUB} = \phi_W/2)$				
			$V_{CC} = 3.0\text{ V}$	—	100	—	
	I_{SUB}	V_{CC}	32-kHz crystal resonator not used	—	40	—	
			$(\phi_{SUB} = \phi_W/8)$				
Subsleep mode supply current	I_{SUBSP1}	V_{CC}	Subsleep mode 1	—	110	140	μA
			$V_{CC} = 3.0\text{ V}$				
	I_{SUBSP2}	V_{CC}	32-kHz crystal resonator used	—	40	50	
			$(\phi_{SUB} = \phi_W/2)$				
	I_{SUBSP2}	V_{CC}	Subsleep mode 2	—	110	135	
			$V_{CC} = 3.0\text{ V}$				
	I_{SUBSP2}	V_{CC}	32-kHz crystal resonator not used	—	—	6.0	
			$(\phi_{SUB} = \phi_W/8)$				

pull up MOS transistors and output buffers).

Mode	$\overline{\text{RES}}$ Pin	Internal State	Other Pins	Oscillator Pins
Active mode 1	V_{cc}	Operates	V_{cc}	Main clock: ceramic or crystal res
Active mode 2		Operates ($\phi/64$)		Subclock: Pin X1 = V_{ss}
Sleep mode 1	V_{cc}	Only timers operate	V_{cc}	
Sleep mode 2		Only timers operate ($\phi/64$)		
Subactive mode	V_{cc}	Operates	V_{cc}	Main clock: ceramic or crystal res
Subsleep mode 1		Only timers operate	V_{cc}	Subclock: crystal resonator On-chip oscillator sto
Subsleep mode 2	V_{cc}	CPU and timers both stop	V_{cc}	Main clock: ceramic or crystal res
Standby mode				Subclock: Pin X1 = V_{ss} On-chip oscillator sto

		SCL, and SDA		—	—	10.0
		Ports D, E, PH4 to PH7		—	—	6.0
		SCL, SDA		—	—	0.4
		Port G		—	—	40.0
Allowable output low current (total)	ΣI_{OL}	Output pins except ports D, E, PH4 to PH7, SCL, and SDA	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	120.0
		Ports D, E, PH4 to PH7, SCL, and SDA		—	—	20.0
		Output pins except ports D, E, G, PH4 to PH7		—	—	60.0
		Ports D, E, PH4 to PH7, SCL, and SDA		—	—	3.2
		Port G		—	—	5.0
Allowable output high current (per pin)	$ -I_{OH} $	All output pins except P56, P57, and port G	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	0.2
		P56, P57	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	0.2
				—	—	0.2
		Port G		—	—	0.2
Allowable output high current (total)	$ -\Sigma I_{OH} $	All output pins	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	8.0
				—	—	1.6
		Port G		—	—	

time				—	—	12.8	μs
Subclock oscillation frequency	f_W	X1, X2		—	32.768	—	kHz
Watch clock (ϕ_W) cycle time	t_W	X1, X2		—	30.5	—	μs
Subclock (ϕ_{SUB}) cycle time	t_{subcyc}			2	—	8	t_W *
Instruction cycle time				2	—	—	t_{cyc} t_{subcyc}
Oscillation stabilization time (crystal resonator)	t_{tc}	OSC1, OSC2		—	—	10.0	ms
Oscillation stabilization time (ceramic resonator)	t_{tc}	OSC1, OSC2		—	—	5.0	ms
Oscillation stabilization time	t_{tcx}	X1, X2		—	—	2.0	s
External clock high width	t_{CPH}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	20.0	—	—	ns
				40.0	—	—	
External clock low width	t_{CPL}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	20.0	—	—	ns
				40.0	—	—	
External clock rise time	t_{CPr}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	10.0	ns
				—	—	15.0	
External clock fall time	t_{CpF}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	10.0	ns
				—	—	15.0	
RES pin low width	t_{REL}	RES	At power-on and in modes other than those below	t_{tc}	—	—	ms
				In active mode and sleep mode operation	1500	—	—

		TMCIV, TMRIV, TRGV, $\overline{\text{ADTRG}}$				
		FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, FTIOA2 to FTIOD2, FTIOA3 to FTIOD3, FTIOA to FTIOD, FTCI, TRGC, $\overline{\text{TRCOI}}$, $\overline{\text{TRDOI}_0}$, $\overline{\text{TRDOI}_1}$	3	—	—	t_{cyc} t_{subcyc} $\phi 40\text{M}$
Input pin low width	t_{IL}	TMBI1, $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ3}}$, WKP0 to WKP5, TMCIV, TMRIV, TRGV, $\overline{\text{ADTRG}}$	3	—	—	t_{cyc} t_{subcyc}
		FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, FTIOA2 to FTIOD2, FTIOA3 to FTIOD3, FTIOA to FTIOD, FTCI, TRGC, $\overline{\text{TRCOI}}$, $\overline{\text{TRDOI}_0}$, $\overline{\text{TRDOI}_1}$	3	—	—	t_{cyc} t_{subcyc} $\phi 40\text{M}$

FSEL = 1				
V _{cc} = 4.0 to 5.5V	38.40	40.00	41.60	MHz
Ta = -40°C to +85°C				
FSEL = 1				
V _{CLSEL} = 0				
Ta = -20°C to +75°C	38.40	40.00	41.60	MHz
FSEL = 1				
V _{CLSEL} = 0				
Ta = -40°C to +85°C	38.00	40.00	42.00	MHz
FSEL = 1				
V _{CLSEL} = 0				
V _{cc} = 4.0 to 5.5V	31.52	32.00	32.48	MHz
Ta = 25°C				
FSEL = 0				
V _{CLSEL} = 0				
Ta = 25°C	31.36	32.00	32.64	MHz
FSEL = 0				
V _{CLSEL} = 0				
V _{cc} = 4.0 to 5.5V	31.04	32.00	32.96	MHz
Ta = -20°C to +75°C				
FSEL = 0				
V _{CLSEL} = 0				
V _{cc} = 4.0 to 5.5V	30.72	32.00	33.28	MHz
Ta = -40°C to +85°C				
FSEL = 0				
V _{CLSEL} = 0				
Ta = -20°C to +75°C	30.72	32.00	33.28	MHz
FSEL = 0				
V _{CLSEL} = 0				

Item	Symbol	Test Condition	Values			Unit
			Min.	Typ.	Max.	
SCL input cycle time	t_{SCL}		$12t_{cyc} + 600$	—	—	ns
SCL input high width	t_{SCLH}		$3t_{cyc} + 300$	—	—	ns
SCL input low width	t_{SCLL}		$5t_{cyc} + 300$	—	—	ns
SCL and SDA input fall time	t_{Sf}		—	—	300	ns
SCL and SDA input spike pulse removal time	t_{SP}		—	—	$1t_{cyc}$	ns
SDA input bus-free time	t_{BUF}		$5t_{cyc}$	—	—	ns
Start condition input hold time	t_{STAH}		$3t_{cyc}$	—	—	ns
Retransmission start condition input setup time	t_{STAS}		$3t_{cyc}$	—	—	ns
Setup time for stop condition input	t_{STOS}		$3t_{cyc}$	—	—	ns
Data-input setup time	t_{SDAS}		$1t_{cyc} + 20$	—	—	ns
Data-input hold time	t_{SDAH}		0	—	—	ns
Capacitive load of SCL and SDA	c_b		0	—	400	pF
SCL and SDA output fall time	t_{Sf}	$V_{CC} = 4.0$ to 5.5 V	—	—	250	ns
			—	—	300	

Input clock pulse width	t_{SCKW}	SCK3		0.4	—	0.6	t_{Syc}	F
Transmit data delay time (clocked synchronous)	t_{TXD}	TXD	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	1	t_{cyc}	
				—	—	1		
Receive data setup time (clocked synchronous)	t_{RXS}	RXD	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	50.0	—	—	ns	
				100.0	—	—		
Receive data hold time (clocked synchronous)	t_{RXH}	RXD	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	50.0	—	—	ns	
				100.0	—	—		

		AN15					
Analog power supply current	AI_{OPE}	AV_{CC}	$AV_{CC} = 5.0\text{ V}$ $f_{OSC} = 20\text{ MHz}$	—	—	2.0	mA
	AI_{STOP1}	AV_{CC}		—	50	—	μA
	AI_{STOP2}	AV_{CC}		—	—	5.0	μA
Analog input capacitance	C_{AIN}	AN0 to AN15		—	—	30.0	pF
Allowable signal source impedance	R_{AIN}	AN0 to AN15		—	—	5.0	k Ω
Resolution (data length)				10	10	10	Bit
Conversion time (single mode)		AN0 to AN15	$AV_{CC} = 3.0\text{ to }5.5\text{ V}$	134	—	—	t_{cyc}
	Nonlinearity error			—	—	± 7.5	LSB
	Offset error			—	—	± 7.5	LSB
	Full-scale error			—	—	± 7.5	LSB
	Quantization error			—	—	± 0.5	LSB
	Absolute accuracy			—	—	± 8.0	LSB
Conversion time (single mode)		AN0 to AN15	$AV_{CC} = 4.0\text{ to }5.5\text{ V}$	70	—	—	t_{cyc}
	Nonlinearity error			—	—	± 7.5	LSB
	Offset error			—	—	± 7.5	LSB
	Full-scale error			—	—	± 7.5	LSB
	Quantization error			—	—	± 0.5	LSB
	Absolute accuracy			—	—	± 8.0	LSB

Conversion time (single mode)	AN15	5.5 V	—	—	±5.5	LSB
Nonlinearity error			—	—	±5.5	LSB
Offset error			—	—	±5.5	LSB
Full-scale error			—	—	±5.5	LSB
Quantization error			—	—	±0.5	LSB
Absolute accuracy			—	—	±6.0	LSB

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

3. AI_{STOP2} is the current at reset and in standby, subactive, and subsleep modes while the A/D converter is idle.

23.2.5 Watchdog Timer Characteristics

Table 23.7 Watchdog Timer Characteristics

$V_{CC} = 3.0$ to 5.5 V, $V_{SS} = 0.0$ V, $T_a = -20$ to $+75^\circ\text{C}/-40$ to $+85^\circ\text{C}$, unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Internal oscillator overflow time	t_{OVF}			0.2	0.4	—	s	*

Note: * Shows the time to count from 0 to 255, at which point an internal reset is generated when the internal oscillator is selected.

Reprogramming count		N_{WEC}	1000	10000	—	
Programming	Wait time after SWE bit setting* ¹	x	1	—	—	
	Wait time after PSU bit setting* ¹	y	50	—	—	
	Wait time after P bit setting* ¹ * ⁴	z1	$1 \leq n \leq 6$	28	30	32
		z2	$7 \leq n \leq 1000$	198	200	202
		z3	Additional-programming	8	10	12
	Wait time after P bit clear* ¹	α	5	—	—	
	Wait time after PSU bit clear* ¹	β	5	—	—	
	Wait time after PV bit setting* ¹	γ	4	—	—	
	Wait time after dummy write* ¹	ε	2	—	—	
	Wait time after PV bit clear* ¹	η	2	—	—	
Wait time after SWE bit clear* ¹	θ	100	—	—		
Maximum programming count * ¹ * ⁴ * ⁵	N	—	—	1000		

Wait time after dummy write* ¹	ε	2	—	—
Wait time after EV bit clear* ¹	η	4	—	—
Wait time after SWE bit clear* ¹	θ	100	—	—
Maximum erase count * ¹ * ⁶ * ⁷	N	—	—	120

- Notes:
1. Make the time settings in accordance with the program/erase algorithms.
 2. The programming time for 128 bytes. (Indicates the total time for which the P bit in memory control register 1 (FLMCR1) is set. The program-verify time is not included.)
 3. The time required to erase one block. (Indicates the time for which the E bit in memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
 4. Maximum programming time (t_p (max.)) = wait time after P bit setting (z) × maximum programming count (N)
 5. Set the maximum programming count (N) according to the actual set values of z1 and z3, so that it does not exceed the maximum programming time (t_p (max.)). The time after P bit setting (z1, z2) should be changed as follows according to the actual set value of the programming count (n).

Programming count (n)

$$1 \leq n \leq 6 \quad z1 = 30 \mu\text{s}$$

$$7 \leq n \leq 1000 \quad z2 = 200 \mu\text{s}$$

6. Maximum erase time (t_E (max.)) = wait time after E bit setting (z) × maximum erase count (N)
7. Set the maximum erase count (N) according to the actual set value of (z), so that it does not exceed the maximum erase time (t_E (max.)).

voltage

Reset detection voltage 1* ¹	Vreset1	LVDSEL = 0	—	2.3	2.6
Reset detection voltage 2* ²	Vreset2	LVDSEL = 1	3.3	3.6	3.9
Lower-limit voltage of LVDR operation	$V_{LVDRmin}$		1.0	—	—

- Notes:
1. This voltage should be used when the falling and rising voltage detection function is used.
 2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.

Note. The power-supply voltage (V_{CC}) must fall below $V_{POR} = 100$ mV and then rise to a level where the charge of the \overline{RES} pin is removed completely. In order to remove charge of the pin, it is recommended that the diode be placed in the V_{CC} side. If the power-supply voltage (V_{CC}) rises from the point over 100 mV, a power-on reset may not occur.

23.3 Operation Timing




Figure 23.1 System Clock Input Timing




Figure 23.2 \overline{RES} Low Width Timing




Figure 23.4 I²C Bus Interface Input/Output Timing





Figure 23.5 SCK3 Input Clock Timing

RXD
(receive data)



Note: * Output timing reference levels
Output high: $V_{OH} = 2.0\text{ V}$
Output low: $V_{OL} = 0.8\text{ V}$
Load conditions are shown in figure 23.7.

Figure 23.6 SCI Input/Output Timing in Clocked Synchronous Mode

23.4 Output Load Condition




Figure 23.7 Output Load Circuit

Rd	General destination register
Rs	General source register
Rn	General register
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
disp	Displacement
→	Transfer from the operand on the left to the operand on the right, or transfer the state on the left to the state on the right
+	Addition of the operands on both sides
-	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right

1	Set to 1
—	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes

Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7).

MOV.B @ERs, Rd	B		2				@ERs → Rd8	—	—	↕	↕	0
MOV.B @(d:16, ERs), Rd	B			4			@(d:16, ERs) → Rd8	—	—	↕	↕	0
MOV.B @(d:24, ERs), Rd	B			8			@(d:24, ERs) → Rd8	—	—	↕	↕	0
MOV.B @ERs+, Rd	B				2		@ERs → Rd8 ERs32+1 → ERs32	—	—	↕	↕	0
MOV.B @aa:8, Rd	B				2		@aa:8 → Rd8	—	—	↕	↕	0
MOV.B @aa:16, Rd	B				4		@aa:16 → Rd8	—	—	↕	↕	0
MOV.B @aa:24, Rd	B				6		@aa:24 → Rd8	—	—	↕	↕	0
MOV.B Rs, @ERd	B		2				Rs8 → @ERd	—	—	↕	↕	0
MOV.B Rs, @(d:16, ERd)	B			4			Rs8 → @(d:16, ERd)	—	—	↕	↕	0
MOV.B Rs, @(d:24, ERd)	B			8			Rs8 → @(d:24, ERd)	—	—	↕	↕	0
MOV.B Rs, @-ERd	B				2		ERd32-1 → ERd32 Rs8 → @ERd	—	—	↕	↕	0
MOV.B Rs, @aa:8	B				2		Rs8 → @aa:8	—	—	↕	↕	0
MOV.B Rs, @aa:16	B				4		Rs8 → @aa:16	—	—	↕	↕	0
MOV.B Rs, @aa:24	B				6		Rs8 → @aa:24	—	—	↕	↕	0
MOV.W #xx:16, Rd	W	4					#xx:16 → Rd16	—	—	↕	↕	0
MOV.W Rs, Rd	W		2				Rs16 → Rd16	—	—	↕	↕	0
MOV.W @ERs, Rd	W			2			@ERs → Rd16	—	—	↕	↕	0
MOV.W @(d:16, ERs), Rd	W				4		@(d:16, ERs) → Rd16	—	—	↕	↕	0
MOV.W @(d:24, ERs), Rd	W				8		@(d:24, ERs) → Rd16	—	—	↕	↕	0
MOV.W @ERs+, Rd	W					2	@ERs → Rd16 ERs32+2 → @ERd32	—	—	↕	↕	0
MOV.W @aa:16, Rd	W					4	@aa:16 → Rd16	—	—	↕	↕	0
MOV.W @aa:24, Rd	W					6	@aa:24 → Rd16	—	—	↕	↕	0
MOV.W Rs, @ERd	W			2			Rs16 → @ERd	—	—	↕	↕	0
MOV.W Rs, @(d:16, ERd)	W					4	Rs16 → @(d:16, ERd)	—	—	↕	↕	0
MOV.W Rs, @(d:24, ERd)	W					8	Rs16 → @(d:24, ERd)	—	—	↕	↕	0

	MOV.L ERs, ERd	L			4				ERs32 → ERd32	—	—	↓	↓	0
	MOV.L @ERs, ERd	L					6		@ERs → ERd32	—	—	↓	↓	0
	MOV.L @(d:16, ERs), ERd	L						6	@(d:16, ERs) → ERd32	—	—	↓	↓	0
	MOV.L @(d:24, ERs), ERd	L						10	@(d:24, ERs) → ERd32	—	—	↓	↓	0
	MOV.L @ERs+, ERd	L						4	@ERs → ERd32 ERs32+4 → ERs32	—	—	↓	↓	0
	MOV.L @aa:16, ERd	L						6	@aa:16 → ERd32	—	—	↓	↓	0
	MOV.L @aa:24, ERd	L						8	@aa:24 → ERd32	—	—	↓	↓	0
	MOV.L ERs, @ERd	L						4	ERs32 → @ERd	—	—	↓	↓	0
	MOV.L ERs, @(d:16, ERd)	L						6	ERs32 → @(d:16, ERd)	—	—	↓	↓	0
	MOV.L ERs, @(d:24, ERd)	L						10	ERs32 → @(d:24, ERd)	—	—	↓	↓	0
	MOV.L ERs, @-ERd	L						4	ERd32-4 → ERd32 ERs32 → @ERd	—	—	↓	↓	0
	MOV.L ERs, @aa:16	L						6	ERs32 → @aa:16	—	—	↓	↓	0
	MOV.L ERs, @aa:24	L						8	ERs32 → @aa:24	—	—	↓	↓	0
POP	POP.W Rn	W							2 @SP → Rn16 SP+2 → SP	—	—	↓	↓	0
	POP.L ERn	L							4 @SP → ERn32 SP+4 → SP	—	—	↓	↓	0
PUSH	PUSH.W Rn	W							2 SP-2 → SP Rn16 → @SP	—	—	↑	↑	0
	PUSH.L ERn	L							4 SP-4 → SP ERn32 → @SP	—	—	↑	↑	0
MOVFPE	MOVFPE @aa:16, Rd	B						4	Cannot be used in this LSI	Cannot be used in this LSI				
MOVTPE	MOVTPE Rs, @aa:16	B						4	Cannot be used in this LSI	Cannot be used in this LSI				

	ADD.L #xx:32, ERd	L	6												ERd32+#xx:32 → ERd32	—	(2)	↑	↓	↑
	ADD.L ERs, ERd	L	2												ERd32+ERs32 → ERd32	—	(2)	↑	↓	↑
ADDX	ADDX.B #xx:8, Rd	B	2												Rd8+#xx:8 +C → Rd8	—	↑	↓	(3)	↓
	ADDX.B Rs, Rd	B	2												Rd8+Rs8 +C → Rd8	—	↑	↓	(3)	↓
ADDS	ADDS.L #1, ERd	L	2												ERd32+1 → ERd32	—	—	—	—	—
	ADDS.L #2, ERd	L	2												ERd32+2 → ERd32	—	—	—	—	—
	ADDS.L #4, ERd	L	2												ERd32+4 → ERd32	—	—	—	—	—
INC	INC.B Rd	B	2												Rd8+1 → Rd8	—	—	↓	↓	↓
	INC.W #1, Rd	W	2												Rd16+1 → Rd16	—	—	↓	↓	↓
	INC.W #2, Rd	W	2												Rd16+2 → Rd16	—	—	↓	↓	↓
	INC.L #1, ERd	L	2												ERd32+1 → ERd32	—	—	↓	↓	↓
	INC.L #2, ERd	L	2												ERd32+2 → ERd32	—	—	↓	↓	↓
DAA	DAA Rd	B	2												Rd8 decimal adjust → Rd8	—	*	↓	↓	*
SUB	SUB.B Rs, Rd	B	2												Rd8-Rs8 → Rd8	—	↓	↓	↓	↓
	SUB.W #xx:16, Rd	W	4												Rd16-#xx:16 → Rd16	—	(1)	↓	↓	↓
	SUB.W Rs, Rd	W	2												Rd16-Rs16 → Rd16	—	(1)	↓	↓	↓
	SUB.L #xx:32, ERd	L	6												ERd32-#xx:32 → ERd32	—	(2)	↓	↓	↓
	SUB.L ERs, ERd	L	2												ERd32-ERs32 → ERd32	—	(2)	↓	↓	↓
SUBX	SUBX.B #xx:8, Rd	B	2												Rd8-#xx:8-C → Rd8	—	↓	↓	(3)	↓
	SUBX.B Rs, Rd	B	2												Rd8-Rs8-C → Rd8	—	↓	↓	(3)	↓
SUBS	SUBS.L #1, ERd	L	2												ERd32-1 → ERd32	—	—	—	—	—
	SUBS.L #2, ERd	L	2												ERd32-2 → ERd32	—	—	—	—	—
	SUBS.L #4, ERd	L	2												ERd32-4 → ERd32	—	—	—	—	—
DEC	DEC.B Rd	B	2												Rd8-1 → Rd8	—	—	↓	↓	↓
	DEC.W #1, Rd	W	2												Rd16-1 → Rd16	—	—	↓	↓	↓
	DEC.W #2, Rd	W	2												Rd16-2 → Rd16	—	—	↓	↓	↓

	MULXU. W Rs, ERd	W	2								Rd16 × Rs16 → ERd32 (unsigned multiplication)	—	—	—	—	—
MULXS	MULXS. B Rs, Rd	B	4								Rd8 × Rs8 → Rd16 (signed multiplication)	—	—	↑	↓	—
	MULXS. W Rs, ERd	W	4								Rd16 × Rs16 → ERd32 (signed multiplication)	—	—	↑	↓	—
DIVXU	DIVXU. B Rs, Rd	B	2								Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	—	—	(6)	(7)	—
	DIVXU. W Rs, ERd	W	2								ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	—	—	(6)	(7)	—
DIVXS	DIVXS. B Rs, Rd	B	4								Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)	—	—	(8)	(7)	—
	DIVXS. W Rs, ERd	W	4								ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)	—	—	(8)	(7)	—
CMP	CMP.B #xx:8, Rd	B	2								Rd8-#xx:8	—	↑	↓	↑	↓
	CMP.B Rs, Rd	B	2								Rd8-Rs8	—	↑	↓	↑	↓
	CMP.W #xx:16, Rd	W	4								Rd16-#xx:16	—	(1)	↑	↓	↑
	CMP.W Rs, Rd	W	2								Rd16-Rs16	—	(1)	↑	↓	↑
	CMP.L #xx:32, ERd	L	6								ERd32-#xx:32	—	(2)	↑	↓	↑
	CMP.L ERs, ERd	L	2								ERd32-ERs32	—	(2)	↑	↓	↑

	EXTS.L ERd	L	2										0 → (<bits 31 to 16> of ERd32)	—	—	0	↓	0
EXTS	EXTS.W Rd	W	2										(<bit 7> of Rd16) → (<bits 15 to 8> of Rd16)	—	—	↓	↓	0
	EXTS.L ERd	L	2										(<bit 15> of ERd32) → (<bits 31 to 16> of ERd32)	—	—	↓	↓	0

	AND.L #xx:32, ERd	L	6													ERd32^#xx:32 → ERd32	—	—	⇕	⇕	0	—
	AND.L ERs, ERd	L	4													ERd32^ERs32 → ERd32	—	—	⇕	⇕	0	—
OR	OR.B #xx:8, Rd	B	2													Rd8#xx:8 → Rd8	—	—	⇕	⇕	0	—
	OR.B Rs, Rd	B	2													Rd8/Rs8 → Rd8	—	—	⇕	⇕	0	—
	OR.W #xx:16, Rd	W	4													Rd16#xx:16 → Rd16	—	—	⇕	⇕	0	—
	OR.W Rs, Rd	W	2													Rd16Rs16 → Rd16	—	—	⇕	⇕	0	—
	OR.L #xx:32, ERd	L	6													ERd32#xx:32 → ERd32	—	—	⇕	⇕	0	—
	OR.L ERs, ERd	L	4													ERd32/ERs32 → ERd32	—	—	⇕	⇕	0	—
XOR	XOR.B #xx:8, Rd	B	2													Rd8⊕#xx:8 → Rd8	—	—	⇕	⇕	0	—
	XOR.B Rs, Rd	B	2													Rd8⊕Rs8 → Rd8	—	—	⇕	⇕	0	—
	XOR.W #xx:16, Rd	W	4													Rd16⊕#xx:16 → Rd16	—	—	⇕	⇕	0	—
	XOR.W Rs, Rd	W	2													Rd16⊕Rs16 → Rd16	—	—	⇕	⇕	0	—
	XOR.L #xx:32, ERd	L	6													ERd32⊕#xx:32 → ERd32	—	—	⇕	⇕	0	—
	XOR.L ERs, ERd	L	4													ERd32⊕ERs32 → ERd32	—	—	⇕	⇕	0	—
NOT	NOT.B Rd	B	2													¬ Rd8 → Rd8	—	—	⇕	⇕	0	—
	NOT.W Rd	W	2													¬ Rd16 → Rd16	—	—	⇕	⇕	0	—
	NOT.L ERd	L	2													¬ Rd32 → Rd32	—	—	⇕	⇕	0	—

SHAR	SHAR.W Rd	W	2										—	—	↕	↕	0
	SHAR.L ERd	L	2										—	—	↕	↕	0
SHLL	SHLL.B Rd	B	2										—	—	↕	↕	0
	SHLL.W Rd	W	2										—	—	↕	↕	0
	SHLL.L ERd	L	2										—	—	↕	↕	0
SHLR	SHLR.B Rd	B	2										—	—	↕	↕	0
	SHLR.W Rd	W	2										—	—	↕	↕	0
	SHLR.L ERd	L	2										—	—	↕	↕	0
ROTXL	ROTXL.B Rd	B	2										—	—	↕	↕	0
	ROTXL.W Rd	W	2										—	—	↕	↕	0
	ROTXL.L ERd	L	2										—	—	↕	↕	0
ROTXR	ROTXR.B Rd	B	2										—	—	↕	↕	0
	ROTXR.W Rd	W	2										—	—	↕	↕	0
	ROTXR.L ERd	L	2										—	—	↕	↕	0
ROTL	ROTL.B Rd	B	2										—	—	↕	↕	0
	ROTL.W Rd	W	2										—	—	↕	↕	0
	ROTL.L ERd	L	2										—	—	↕	↕	0
ROTR	ROTR.B Rd	B	2										—	—	↕	↕	0
	ROTR.W Rd	W	2										—	—	↕	↕	0
	ROTR.L ERd	L	2										—	—	↕	↕	0

	BSET Rn, @ERd	B		4						(Rn8 of @ERd) ← 1	—	—	—	—	—	—
	BSET Rn, @aa:8	B					4			(Rn8 of @aa:8) ← 1	—	—	—	—	—	—
BCLR	BCLR #xx:3, Rd	B	2							(#xx:3 of Rd8) ← 0	—	—	—	—	—	—
	BCLR #xx:3, @ERd	B		4						(#xx:3 of @ERd) ← 0	—	—	—	—	—	—
	BCLR #xx:3, @aa:8	B					4			(#xx:3 of @aa:8) ← 0	—	—	—	—	—	—
	BCLR Rn, Rd	B	2							(Rn8 of Rd8) ← 0	—	—	—	—	—	—
	BCLR Rn, @ERd	B		4						(Rn8 of @ERd) ← 0	—	—	—	—	—	—
	BCLR Rn, @aa:8	B						4			(Rn8 of @aa:8) ← 0	—	—	—	—	—
BNOT	BNOT #xx:3, Rd	B	2							(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)	—	—	—	—	—	—
	BNOT #xx:3, @ERd	B		4						(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)	—	—	—	—	—	—
	BNOT #xx:3, @aa:8	B					4			(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)	—	—	—	—	—	—
	BNOT Rn, Rd	B	2							(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)	—	—	—	—	—	—
	BNOT Rn, @ERd	B		4						(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)	—	—	—	—	—	—
	BNOT Rn, @aa:8	B					4			(Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8)	—	—	—	—	—	—
BTST	BTST #xx:3, Rd	B	2							¬ (#xx:3 of Rd8) → Z	—	—	—	↕	—	—
	BTST #xx:3, @ERd	B		4						¬ (#xx:3 of @ERd) → Z	—	—	—	↕	—	—
	BTST #xx:3, @aa:8	B					4			¬ (#xx:3 of @aa:8) → Z	—	—	—	↕	—	—
	BTST Rn, Rd	B	2							¬ (Rn8 of @Rd8) → Z	—	—	—	↕	—	—
	BTST Rn, @ERd	B		4						¬ (Rn8 of @ERd) → Z	—	—	—	↕	—	—
	BTST Rn, @aa:8	B					4			¬ (Rn8 of @aa:8) → Z	—	—	—	↕	—	—
BLD	BLD #xx:3, Rd	B	2							(#xx:3 of Rd8) → C	—	—	—	—	—	—

BSI	BST #xx:3, Rd	B	2	4					$C \rightarrow (\#xx:3 \text{ of } Rd8)$	—	—	—	—
	BST #xx:3, @ERd	B					4		$C \rightarrow (\#xx:3 \text{ of } @ERd24)$	—	—	—	—
BIST	BST #xx:3, @aa:8	B						4	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$	—	—	—	—
	BIST #xx:3, Rd	B	2						$\neg C \rightarrow (\#xx:3 \text{ of } Rd8)$	—	—	—	—
	BIST #xx:3, @ERd	B		4					$\neg C \rightarrow (\#xx:3 \text{ of } @ERd24)$	—	—	—	—
BAND	BIST #xx:3, @aa:8	B						4	$\neg C \rightarrow (\#xx:3 \text{ of } @aa:8)$	—	—	—	—
	BAND #xx:3, Rd	B	2						$C \wedge (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	—
	BAND #xx:3, @ERd	B		4					$C \wedge (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—
BIAND	BAND #xx:3, @aa:8	B						4	$C \wedge (\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—
	BIAND #xx:3, Rd	B	2						$C \wedge \neg (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	—
	BIAND #xx:3, @ERd	B		4					$C \wedge \neg (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—
BOR	BIAND #xx:3, @aa:8	B						4	$C \wedge \neg (\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—
	BOR #xx:3, Rd	B	2						$C \vee (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	—
	BOR #xx:3, @ERd	B		4					$C \vee (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—
BIOR	BOR #xx:3, @aa:8	B						4	$C \vee (\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—
	BIOR #xx:3, Rd	B	2						$C \vee \neg (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	—
	BIOR #xx:3, @ERd	B		4					$C \vee \neg (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—
BXOR	BIOR #xx:3, @aa:8	B						4	$C \vee \neg (\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—
	BXOR #xx:3, Rd	B	2						$C \oplus (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	—
	BXOR #xx:3, @ERd	B		4					$C \oplus (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—
BIXOR	BXOR #xx:3, @aa:8	B						4	$C \oplus (\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—
	BIXOR #xx:3, Rd	B	2						$C \oplus \neg (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	—
	BIXOR #xx:3, @ERd	B		4					$C \oplus \neg (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—
BIXOR	BIXOR #xx:3, @aa:8	B						4	$C \oplus \neg (\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—

BHI d:8	—								2			Cv Z = 0	—	—	—	—	—	—	—	—
BHI d:16	—								4				—	—	—	—	—	—	—	—
BLS d:8	—								2			Cv Z = 1	—	—	—	—	—	—	—	—
BLS d:16	—								4				—	—	—	—	—	—	—	—
BCC d:8 (BHS d:8)	—								2			C = 0	—	—	—	—	—	—	—	—
BCC d:16 (BHS d:16)	—								4				—	—	—	—	—	—	—	—
BCS d:8 (BLO d:8)	—								2			C = 1	—	—	—	—	—	—	—	—
BCS d:16 (BLO d:16)	—								4				—	—	—	—	—	—	—	—
BNE d:8	—								2			Z = 0	—	—	—	—	—	—	—	—
BNE d:16	—								4				—	—	—	—	—	—	—	—
BEQ d:8	—								2			Z = 1	—	—	—	—	—	—	—	—
BEQ d:16	—								4				—	—	—	—	—	—	—	—
BVC d:8	—								2			V = 0	—	—	—	—	—	—	—	—
BVC d:16	—								4				—	—	—	—	—	—	—	—
BVS d:8	—								2			V = 1	—	—	—	—	—	—	—	—
BVS d:16	—								4				—	—	—	—	—	—	—	—
BPL d:8	—								2			N = 0	—	—	—	—	—	—	—	—
BPL d:16	—								4				—	—	—	—	—	—	—	—
BMI d:8	—								2			N = 1	—	—	—	—	—	—	—	—
BMI d:16	—								4				—	—	—	—	—	—	—	—
BGE d:8	—								2			N@V = 0	—	—	—	—	—	—	—	—
BGE d:16	—								4				—	—	—	—	—	—	—	—
BLT d:8	—								2			N@V = 1	—	—	—	—	—	—	—	—
BLT d:16	—								4				—	—	—	—	—	—	—	—
BGT d:8	—								2			Zv (N@V) = 0	—	—	—	—	—	—	—	—
BGT d:16	—								4				—	—	—	—	—	—	—	—
BLE d:8	—								2			Zv (N@V) = 1	—	—	—	—	—	—	—	—
BLE d:16	—								4				—	—	—	—	—	—	—	—

	BSR @:16	—								4			PC → @-SP PC ← PC+d:16	—	—	—	—	—
JSR	JSR @ERn	—								2			PC → @-SP PC ← ERn	—	—	—	—	—
	JSR @aa:24	—										4	PC → @-SP PC ← aa:24	—	—	—	—	—
	JSR @@aa:8	—											2	PC → @-SP PC ← @aa:8	—	—	—	—
RTS	RTS	—											2	PC ← @SP+	—	—	—	—

RTE	RTE	—																	CCR ← @SP+ PC ← @SP+	↑	↑	↑	↑	↑	↑
SLEEP	SLEEP	—																	Transition to power-down state	—	—	—	—	—	—
LDC	LDC #xx:8, CCR	B	2															#xx:8 → CCR	↑	↓	↑	↓	↑	↓	
	LDC Rs, CCR	B	2															Rs8 → CCR	↑	↓	↑	↓	↑	↓	
	LDC @ERs, CCR	W		4														@ERs → CCR	↑	↓	↑	↓	↑	↓	
	LDC @(d:16, ERs), CCR	W			6													@(d:16, ERs) → CCR	↑	↓	↑	↓	↑	↓	
	LDC @(d:24, ERs), CCR	W			10													@(d:24, ERs) → CCR	↑	↓	↑	↓	↑	↓	
	LDC @ERs+, CCR	W				4												@ERs → CCR ERs32+2 → ERs32	↑	↓	↑	↓	↑	↓	
	LDC @aa:16, CCR	W				6												@aa:16 → CCR	↑	↓	↑	↓	↑	↓	
	LDC @aa:24, CCR	W				8												@aa:24 → CCR	↑	↓	↑	↓	↑	↓	
STC	STC CCR, Rd	B	2															CCR → Rd8	—	—	—	—	—	—	
	STC CCR, @ERd	W		4														CCR → @ERd	—	—	—	—	—	—	
	STC CCR, @(d:16, ERd)	W			6													CCR → @(d:16, ERd)	—	—	—	—	—	—	
	STC CCR, @(d:24, ERd)	W			10													CCR → @(d:24, ERd)	—	—	—	—	—	—	
	STC CCR, @-ERd	W				4												ERd32-2 → ERd32 CCR → @ERd	—	—	—	—	—	—	
	STC CCR, @aa:16	W				6												CCR → @aa:16	—	—	—	—	—	—	
	STC CCR, @aa:24	W				8												CCR → @aa:24	—	—	—	—	—	—	
ANDC	ANDC #xx:8, CCR	B	2															CCR^#xx:8 → CCR	↑	↓	↑	↓	↑	↓	
ORC	ORC #xx:8, CCR	B	2															CCR∨#xx:8 → CCR	↑	↓	↑	↓	↑	↓	
XORC	XORC #xx:8, CCR	B	2															CCR@#xx:8 → CCR	↑	↓	↑	↓	↑	↓	
NOP	NOP	—																2 PC ← PC+2	—	—	—	—	—	—	

Instruction code:

1st byte		2nd byte	
AH	AL	BH	BL

Instruction when most significant bit of BH is 0.



Instruction when most significant bit of BH is 1.

AL	0	1	2	3	4	5	6	7	8	9	A	B	C
AH													
	NOP	STC	LDC	ORC	XORC	ANDC	LDC	ADD			Table A.2 (2)	Table A.2 (2)	Table A.2 (2)
	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	OR.B	XOR.B	AND.B	Table A.2 (2)	SUB			Table A.2 (2)	Table A.2 (2)	Table A.2 (2)

MOV.B

4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE
5	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A.2 (2)		JMP		BSR
6	BSET	BNOT	BCLR	BTST	OR	XOR	AND	BST					MOV
7					BOR	BXOR	BAND	BIST	BLD	MOV	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)
					BIOR	BIXOR	BIAND	BILD					EEMOV

ADD

ADDX

CMP

SUBX

OR

XOR


AND

MOV

Instruction code:

1st byte		2nd byte	
AH	AL	BH	BL

BH	0	1	2	3	4	5	6	7	8	9	A	B
AH/AL												
01	MOV				LDC/STC				SLEEP			
0A	INC											
0B	ADDS					INC		INC	ADDS			
0F	DAA											
10	SHLL			SHLL					SHAL			SHAL
11	SHLR			SHLR					SHAR			SHAR
12	ROTXL			ROTXL					ROTL			ROTL
13	ROTXR			ROTXR					ROTR			ROTR
17	NOT			NOT		EXTU		EXTU	NEG			NEG
1A	DEC											
1B	SUBS					DEC		DEC	SUB			
1F	DAS											
58	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI
79	MOV	ADD	CMP	SUB	OR	XOR	AND					



Instruction code:

1st byte	2nd byte	3rd byte	4th byte
AH AL	BH BL	CH CL	DH DL

CL	0	1	2	3	4	5	6	7	8	9	A	B
AH ALBH BLCH										LDC	STC	LDC
01406												
01C05	MULXS		MULXS									
01D05		DIVXS		DIVXS								
01F06					OR	XOR	AND					
7C06* ¹												
7C07* ¹												
7D06* ¹	BSET	BNOT	BCLR							BOR	BXOR	BAND
7D07* ¹	BSET	BNOT	BCLR							BIOR	BIXOR	BIAND
7Eaa6* ²												BLD
7Eaa7* ²												BILD
7Faa6* ²	BSET	BNOT	BCLR									BST
7Faa7* ²	BSET	BNOT	BCLR									BIST

Notes: 1. r is the register designation field.
 2. aa is the absolute address field.

BSET #0, @FF00

From table A.4:

$$I = L = 2, \quad J = K = M = N = 0$$

From table A.3:

$$S_1 = 2, \quad S_L = 2$$

Number of states required for execution = $2 \times 2 + 2 \times 2 = 8$

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM. On-chip RAM is used for stack area.

JSR @@ 30

From table A.4:

$$I = 2, \quad J = K = 1, \quad L = M = N = 0$$

From table A.3:

$$S_1 = S_j = S_k = 2$$

Number of states required for execution = $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$

Note: * Depends on which on-chip peripheral module is accessed. For details, see section 22.1, Register Addresses (Address Order).

ADDX	ADDX #xx:8, Rd	1	
	ADDX Rs, Rd	1	
AND	AND.B #xx:8, Rd	1	
	AND.B Rs, Rd	1	
	AND.W #xx:16, Rd	2	
	AND.W Rs, Rd	1	
	AND.L #xx:32, ERd	3	
	AND.L ERs, ERd	2	
ANDC	ANDC #xx:8, CCR	1	
BAND	BAND #xx:3, Rd	1	
	BAND #xx:3, @ERd	2	1
	BAND #xx:3, @aa:8	2	1
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	

	BCC d:16(BHS d:16)	2	2
	BCS d:16(BLO d:16)	2	2
	BNE d:16	2	2
	BEQ d:16	2	2
	BVC d:16	2	2
	BVS d:16	2	2
	BPL d:16	2	2
	BMI d:16	2	2
	BGE d:16	2	2
	BLT d:16	2	2
	BGT d:16	2	2
	BLE d:16	2	2
<hr/>			
BCLR	BCLR #xx:3, Rd	1	
	BCLR #xx:3, @ERd	2	2
	BCLR #xx:3, @aa:8	2	2
	BCLR Rn, Rd	1	
	BCLR Rn, @ERd	2	2
	BCLR Rn, @aa:8	2	2
<hr/>			
BIAND	BIAND #xx:3, Rd	1	
	BIAND #xx:3, @ERd	2	1
	BIAND #xx:3, @aa:8	2	1
<hr/>			
BILD	BILD #xx:3, Rd	1	
	BILD #xx:3, @ERd	2	1
	BILD #xx:3, @aa:8	2	1

	BIXOR #xx:3, @aa:8	2	1
BLD	BLD #xx:3, Rd	1	
	BLD #xx:3, @ERd	2	1
	BLD #xx:3, @aa:8	2	1
BNOT	BNOT #xx:3, Rd	1	
	BNOT #xx:3, @ERd	2	2
	BNOT #xx:3, @aa:8	2	2
	BNOT Rn, Rd	1	
	BNOT Rn, @ERd	2	2
	BNOT Rn, @aa:8	2	2
BOR	BOR #xx:3, Rd	1	
	BOR #xx:3, @ERd	2	1
	BOR #xx:3, @aa:8	2	1
BSET	BSET #xx:3, Rd	1	
	BSET #xx:3, @ERd	2	2
	BSET #xx:3, @aa:8	2	2
	BSET Rn, Rd	1	
	BSET Rn, @ERd	2	2
	BSET Rn, @aa:8	2	2
BSR	BSR d:8	2	1
	BSR d:16	2	1
BST	BST #xx:3, Rd	1	
	BST #xx:3, @ERd	2	2
	BST #xx:3, @aa:8	2	2

	BXOR #xx:3, @ERd	2	1
	BXOR #xx:3, @aa:8	2	1
CMP	CMP.B #xx:8, Rd	1	
	CMP.B Rs, Rd	1	
	CMP.W #xx:16, Rd	2	
	CMP.W Rs, Rd	1	
	CMP.L #xx:32, ERd	3	
	CMP.L ERs, ERd	1	
DAA	DAA Rd	1	
DAS	DAS Rd	1	
DEC	DEC.B Rd	1	
	DEC.W #1/2, Rd	1	
	DEC.L #1/2, ERd	1	
DUVXS	DIVXS.B Rs, Rd	2	
	DIVXS.W Rs, ERd	2	
DIVXU	DIVXU.B Rs, Rd	1	
	DIVXU.W Rs, ERd	1	
EEPMOV	EEPMOV.B	2	$2n+2^{*1}$
	EEPMOV.W	2	$2n+2^{*1}$
EXTS	EXTS.W Rd	1	
	EXTS.L ERd	1	
EXTU	EXTU.W Rd	1	
	EXTU.L ERd	1	

	JSR @aa:24	2		1
	JSR @aa:8	2	1	1
LDC	LDC #xx:8, CCR	1		
	LDC Rs, CCR	1		
	LDC@ERs, CCR	2		1
	LDC@(d:16, ERs), CCR	3		1
	LDC@(d:24,ERs), CCR	5		1
	LDC@ERs+, CCR	2		1
	LDC@aa:16, CCR	3		1
	LDC@aa:24, CCR	4		1
MOV	MOV.B #xx:8, Rd	1		
	MOV.B Rs, Rd	1		
	MOV.B @ERs, Rd	1		1
	MOV.B @(d:16, ERs), Rd	2		1
	MOV.B @(d:24, ERs), Rd	4		1
	MOV.B @ERs+, Rd	1		1
	MOV.B @aa:8, Rd	1		1
	MOV.B @aa:16, Rd	2		1
	MOV.B @aa:24, Rd	3		1
	MOV.B Rs, @Erd	1		1
	MOV.B Rs, @(d:16, ERd)	2		1
	MOV.B Rs, @(d:24, ERd)	4		1
	MOV.B Rs, @-ERd	1		1
	MOV.B Rs, @aa:8	1		1

	MOV.W @aa:16, Rd	2	1
	MOV.W @aa:24, Rd	3	1
	MOV.W Rs, @ERd	1	1
	MOV.W Rs, @(d:16,ERd)	2	1
	MOV.W Rs, @(d:24,ERd)	4	1
MOV	MOV.W Rs, @-ERd	1	1
	MOV.W Rs, @aa:16	2	1
	MOV.W Rs, @aa:24	3	1
	MOV.L #xx:32, ERd	3	
	MOV.L ERs, ERd	1	
	MOV.L @ERs, ERd	2	2
	MOV.L @(d:16,ERs), ERd	3	2
	MOV.L @(d:24,ERs), ERd	5	2
	MOV.L @ERs+, ERd	2	2
	MOV.L @aa:16, ERd	3	2
	MOV.L @aa:24, ERd	4	2
	MOV.L ERs, @ERd	2	2
	MOV.L ERs, @(d:16,ERd)	3	2
	MOV.L ERs, @(d:24,ERd)	5	2
	MOV.L ERs, @-ERd	2	2
	MOV.L ERs, @aa:16	3	2
	MOV.L ERs, @aa:24	4	2
MOVFP	MOVFP @aa:16, Rd* ²	2	1
MOVTP	MOVTP Rs, @aa:16* ²	2	1

NOP	NOP	1	
NOT	NOT.B Rd	1	
	NOT.W Rd	1	
	NOT.L ERd	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
	OR.W #xx:16, Rd	2	
	OR.W Rs, Rd	1	
	OR.L #xx:32, ERd	3	
	OR.L ERs, ERd	2	
ORC	ORC #xx:8, CCR	1	
POP	POP.W Rn	1	1
	POP.L ERn	2	2
PUSH	PUSH.W Rn	1	1
	PUSH.L ERn	2	2
ROTL	ROTL.B Rd	1	
	ROTL.W Rd	1	
	ROTL.L ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.W Rd	1	
	ROTR.L ERd	1	
ROTXL	ROTXL.B Rd	1	
	ROTXL.W Rd	1	
	ROTXL.L ERd	1	

	SHAL.L ERd	1	
SHAR	SHAR.B Rd	1	
	SHAR.W Rd	1	
	SHAR.L ERd	1	
SHLL	SHLL.B Rd	1	
	SHLL.W Rd	1	
	SHLL.L ERd	1	
SHLR	SHLR.B Rd	1	
	SHLR.W Rd	1	
	SHLR.L ERd	1	
SLEEP	SLEEP	1	
STC	STC CCR, Rd	1	
	STC CCR, @ERd	2	1
	STC CCR, @(d:16,ERd)	3	1
	STC CCR, @(d:24,ERd)	5	1
	STC CCR,@-ERd	2	1
	STC CCR, @aa:16	3	1
	STC CCR, @aa:24	4	1
SUB	SUB.B Rs, Rd	1	
	SUB.W #xx:16, Rd	2	
	SUB.W Rs, Rd	1	
	SUB.L #xx:32, ERd	3	
	SUB.L ERs, ERd	1	
SUBS	SUBS #1/2/4, ERd	1	

	XOR.L #xx:32, ERd	3
	XOR.L ERs, ERd	2
XORC	XORC #xx:8, CCR	1

- Notes:
1. n: Specified value in R4L and R4. The source and destination operands are a n+1 times respectively.
 2. Cannot be used in this LSI.

Arithmetic instructions	POP, PUSH	—	—	—	—	—	—	—	—	—	—	—	—
	MOVFP, MOVTP	—	—	—	—	—	—	—	—	—	—	—	—
Arithmetic operations	ADD, CMP	BWL	BWL	—	—	—	—	—	—	—	—	—	—
	SUB	WL	BWL	—	—	—	—	—	—	—	—	—	—
	ADDX, SUBX	B	B	—	—	—	—	—	—	—	—	—	—
	ADDS, SUBS	—	L	—	—	—	—	—	—	—	—	—	—
	INC, DEC	—	BWL	—	—	—	—	—	—	—	—	—	—
	DAA, DAS	—	B	—	—	—	—	—	—	—	—	—	—
	MULXU, MULXS, DIVXU, DIVXS	—	BW	—	—	—	—	—	—	—	—	—	—
	NEG	—	BWL	—	—	—	—	—	—	—	—	—	—
EXTU, EXTS	—	WL	—	—	—	—	—	—	—	—	—	—	
Logical operations	AND, OR, XOR	—	BWL	—	—	—	—	—	—	—	—	—	—
	NOT	—	BWL	—	—	—	—	—	—	—	—	—	—
Shift operations		—	BWL	—	—	—	—	—	—	—	—	—	—
Bit manipulations		—	B	B	—	—	—	B	—	—	—	—	—
Branching instructions	BCC, BSR	—	—	—	—	—	—	—	—	—	—	—	—
	JMP, JSR	—	—	○	—	—	—	—	—	—	○	○	—
	RTS	—	—	—	—	—	—	—	—	○	—	—	○
System control instructions	TRAPA	—	—	—	—	—	—	—	—	—	—	—	—
	RTE	—	—	—	—	—	—	—	—	—	—	—	—
	SLEEP	—	—	—	—	—	—	—	—	—	—	—	—
	LDC	B	B	W	W	W	W	—	W	W	—	—	—
	STC	—	B	W	W	W	W	—	W	W	—	—	—
	ANDC, ORC, XORC	B	—	—	—	—	—	—	—	—	—	—	—
NOP	—	—	—	—	—	—	—	—	—	—	—	—	
Block data transfer instructions		—	—	—	—	—	—	—	—	—	—	—	—




Figure B.1 Port 1 Block Diagram (P17)




Figure B.2 Port 1 Block Diagram (P16, P14)




Figure B.3 Port 1 Block Diagram (P15)



[Legend]
 PUCR: Port pull-up control register
 PDR: Port data register
 PCR: Port control register

Figure B.4 Port 1 Block Diagram (P12)




Figure B.5 Port 1 Block Diagram (P11)




Figure B.6 Port 1 Block Diagram (P10)




Figure B.7 Port 2 Block Diagram (P27, P26, P25, P24, P23)




Figure B.8 Port 2 Block Diagram (P22)




Figure B.9 Port 2 Block Diagram (P21)




Figure B.10 Port 2 Block Diagram (P20)




Figure B.11 Port 3 Block Diagram (P37, P36, P35, P34, P33, P32, P31, P30)




Figure B.12 Port5 Block Diagram (P57, P56)




Figure B.13 Port 5 Block Diagram (P55, P54, P53, P52, P51, P50)




Figure B.14 Port 7 Block Diagram (P77)




Figure B.15 Port 7 Block Diagram (P76)




Figure B.16 Port 7 Block Diagram (P75)




Figure B.17 Port 7 Block Diagram (P74)




Figure B.18 Port 7 Block Diagram (P72)




Figure B.19 Port 7 Block Diagram (P71)




Figure B.20 Port 7 Block Diagram (P70)




Figure B.21 Port 8 Block Diagram (P87, P86, P85)

[Legend]
PDR: Port data register
PCR: Port control register

Figure B.22 Port C Block Diagram (PC3, PC2, PC1, PC0)




Figure B.23 Port D Block Diagram (PD7, PD6, PD5, PD4, PD3, PD2, PD1, PD0)




Figure B.24 Port E Block Diagram (PE7, PE6, PE5, PE4, PE3, PE2, PE1, PE0)




Figure B.25 Port F Block Diagram (PF7, PF6, PF5, PF4, PF3, PF2, PF1, PF0)




Figure B.26 Port G Block Diagram (PG7, PG6, PG5)




Figure B.27 Port G Block Diagram (PG4, PG3, PG2, PG1, PG0)




Figure B.28 Port H Block Diagram (PH7, PH6, PH5, PH4)




Figure B.29 Port H Block Diagram (PH3)




Figure B.30 Port H Block Diagram (PH2)




Figure B.31 Port H Block Diagram (PH1)




Figure B.32 Port H Block Diagram (PH0)




Figure B.33 Port J Block Diagram (PJ1)




Figure B.34 Port J Block Diagram (PJ0)

P77 to P74, P72 to P70	High impedance	Retained	Retained	High impedance	Functioning	Fur
P87 to P85	High impedance	Retained	Retained	High impedance	Functioning	Fur
PC3 to PC0	High impedance	Retained	Retained	High impedance	Functioning	Fur
PD7 to PD0	High impedance	Retained	Retained	High impedance	Functioning	Fur
PE7 to PE0	High impedance	Retained	Retained	High impedance	Functioning	Fur
PF7 to PF0	High impedance	High impedance	High impedance	High impedance	High impedance	Hig imp
PG7 to PG0	High impedance	Retained	Retained	High impedance	Functioning	Fur
PH7 to PH0	High impedance	Retained	Retained	High impedance	Functioning	Fur

Note: * High level output when the pull-up MOS is in on state.

D. Package Dimensions

The package dimensions that are shown in the Renesas Semiconductor Packages Data Book are shown in millimeters (mm) and inches (in) for your convenience. The millimeter dimensions are the primary dimensions and are given priority.

JEITA Package Code P-QFP100-14x20-0.65	RENESAS Code PROP0100JE-B	Previous Code FP-100A/FP-100AV	MASS[Typ.] 1.7g
---	------------------------------	-----------------------------------	--------------------

NO
1. L
DO
2. L
IN




Figure D.1 FP-100A Package Dimensions





Figure D.2 FP-100U Package Dimensions

Section 14 Timer RD 346 Amended

Figure 14.54 Block Diagram of Digital Filter



Section 17 Serial Communication 404 Amended

Interface 3 (SCI3)
17.8.2 Mark State and Break Sending

When the TXD or TXD2 bit in PMR1 or the TXD bit in SMCR is 1, the TXD pin is used as an I/O port. The direction (input or output) and level are determined by the TXD bit in PCR and PDR. This can be used to set the TXD pin to mark state (high level) or send a break during data transmission. To maintain the communication at mark state until TE is set to 1, set both PCR and PDR to 1 and also set the TXD bit to 1. Then, the TXD pin becomes an I/O port, and 1 is output from the TXD pin. To send a break during serial transmission, first set the TXD bit to 1, PCR to 1 and clear PDR to 0, and then set TE to 1. At this time, regardless of the current TXD pin state, the TXD pin becomes an I/O port, and 0 is output from the TXD pin.

	$f_{\text{osc}} = 20 \text{ MHz}$			
	Active mode 2	—	4.5	—
	$V_{\text{cc}} = 3.0 \text{ V}$,			
	$f_{\text{osc}} = 10 \text{ MHz}$			
Sleep mode supply current	Sleep mode 1	—	22.0	30.0
	$V_{\text{cc}} = 5.0 \text{ V}$,			
	$f_{\text{osc}} = 20 \text{ MHz}$			
	Sleep mode 1	—	12.0	—
	$V_{\text{cc}} = 3.0 \text{ V}$,			
	$f_{\text{osc}} = 10 \text{ MHz}$			
	Sleep mode 2	—	5.0	6.5
	$V_{\text{cc}} = 5.0 \text{ V}$,			
	$f_{\text{osc}} = 20 \text{ MHz}$			
	Sleep mode 2	—	4.5	—
	$V_{\text{cc}} = 3.0 \text{ V}$,			
	$f_{\text{osc}} = 10 \text{ MHz}$			
Subactive mode supply current	$V_{\text{cc}} = 3.0 \text{ V}$	—	130	150
	32-kHz crystal resonator used			
	($\phi_{\text{SUB}} = \phi_{\text{W}}/2$)	—	50	70
	$V_{\text{cc}} = 3.0 \text{ V}$	—	100	—
	32-kHz crystal resonator not used			
	($\phi_{\text{SUB}} = \phi_{\text{W}}/8$)	—	40	—
Subsleep mode supply current	Subsleep mode 1	—	110	140
	$V_{\text{cc}} = 3.0 \text{ V}$			
	32-kHz crystal resonator used	—	40	50
	($\phi_{\text{SUB}} = \phi_{\text{W}}/2$)			
	Subsleep mode 2	—	110	135
	$V_{\text{cc}} = 3.0 \text{ V}$			
	32-kHz crystal resonator not used	—	—	6.0
Standby mode supply current	32-kHz crystal resonator not used	—	—	135
		—	—	5.0

FSEL = 1			
VCLSEL = 0			
$V_{cc} = 4.0$ to $5.5V$	38.40	40.00	41
$T_a = -40^{\circ}C$ to $+85^{\circ}C$			
FSEL = 1			
VCLSEL = 0			
$T_a = -20^{\circ}C$ to $+75^{\circ}C$	38.40	40.00	41
FSEL = 1			
VCLSEL = 0			
$T_a = -40^{\circ}C$ to $+85^{\circ}C$	38.00	40.00	42
FSEL = 1			
VCLSEL = 0			
$V_{cc} = 4.0$ to $5.5V$	31.52	32.00	32
$T_a = 25^{\circ}C$			
FSEL = 0			
VCLSEL = 0			
$T_a = 25^{\circ}C$	31.36	32.00	32
FSEL = 0			
VCLSEL = 0			
$V_{cc} = 4.0$ to $5.5V$	31.04	32.00	32
$T_a = -20^{\circ}C$ to $+75^{\circ}C$			
FSEL = 0			
VCLSEL = 0			
$V_{cc} = 4.0$ to $5.5V$	30.72	32.00	33
$T_a = -40^{\circ}C$ to $+85^{\circ}C$			
FSEL = 0			
VCLSEL = 0			
$T_a = -20^{\circ}C$ to $+75^{\circ}C$	30.72	32.00	33
FSEL = 0			
VCLSEL = 0			
$T_a = -40^{\circ}C$ to $+85^{\circ}C$	30.40	32.00	33
FSEL = 0			
VCLSEL = 0			

voltage 1* ¹					
Reset detection voltage 2* ²	Vreset2	LVDSEL = 1	3.3	3.6	3.
Lower-limit voltage of LVDR operation	V _{LVDRmin}		1.0	—	—

Notes: 1. This voltage should be used when the falling and rising voltage detector function is used.

2. Select the low-voltage reset 2 when only the low-voltage detector is used.

Address break	65
Addressing modes.....	31
Arithmetic operations instructions.....	22
Asynchronous mode	383
Auto-reload timer operation	202

B

Band-gap regulator	459
Bit manipulation instructions.....	25
Bit rate	379
Bit synchronous circuit.....	441
Block data transfer instructions	29
Boot mode	111
Boot program.....	111
Branch instructions	27
Break.....	404
Buffer operation.....	336

C

Clock pulse generators.....	71
Clock synchronous mode.....	391
Clocked synchronous serial format.....	432
Combinations of instructions and addressing modes.....	550
Complementary PWM mode	326
Condition field.....	30
Condition-code register (CCR).....	15

E

Effective address	
Effective address extension.....	
Erase/erase-verify	
Erasing units	
Error protection.....	
Event counter operation	
Exception handling	
External oscillators.....	

F

Flash memory	
Framing error	

G

General registers	
-------------------------	--

H

Hardware protection.....	
--------------------------	--

I

I/O port block diagrams	
I/O ports	

Interrupt response time	62
Interval timer operation	201
IRQ3 to IRQ0 interrupts	56

L

Large current ports.....	2
Logic operations instructions.....	24
Low-voltage detection circuit.....	459
LVDI (interrupt by low voltage detect) circuit.....	467
LVDR (reset by low voltage detect) circuit.....	466

M

Mark state	404
Memory indirect	33
Memory map	12
Module standby function	103
Multiprocessor communication function.....	397

N

NMI interrupt.....	56
Noise canceler	435
Noise canceller	371
Number of execution states	539

Pin arrangement	
Power-down modes.....	
Power-down states	
Power-on reset	
Power-on reset circuit	
Prescaler S	
Prescaler W	
Product code lineup	
Program counter (PC)	
Program/program-verify	
Program-counter relative	
Programmer mode.....	
Programming units.....	
Programming/erasing in user programming mode.....	
PWM mode.....	
PWM2 mode.....	

R

Realtime clock (RTC).....	
Register addresses.....	
Register bits	
Register direct.....	
Register field.....	
Register indirect.....	
Register indirect with displacement	
Register indirect with post-increme	
Register indirect with pre-decreme	

BDRL 68, 479, 487, 494
 BRR 379, 479, 486, 494
 CKCSR 76, 477, 485, 493
 EBR1 109, 478, 486, 494
 FENR 110, 478, 486, 494
 FLMCR1 107, 478, 486, 494
 FLMCR2 108, 478, 486, 494
 FLPWCR 110, 478, 486, 494
 GRA 235, 286, 472, 473, 481, 482, 489
 GRB 235, 286, 472, 473, 481, 482, 489
 GRC 235, 286, 472, 473, 481, 482, 489
 GRD 235, 286, 472, 473, 481, 482, 489
 ICCR1 410, 478, 486, 493
 ICCR2 413, 478, 486, 493
 ICDRR 422, 478, 486, 493
 ICDRS 422
 ICDRT 422, 478, 486, 493
 ICIER 417, 478, 486, 493
 ICMR 415, 478, 486, 493
 ICR 55, 477, 485, 493
 ICSR 419, 478, 486, 493
 IEGR1 48, 480, 488, 495
 IEGR2 49, 480, 488, 495
 IENR1 50, 480, 488, 495
 IENR2 51, 480, 488, 495
 IRR1 51, 480, 488, 495
 IRR2 53, 480, 488, 495
 IWPR 53, 480, 488, 495
 LVDCR 462, 477, 485, 493

PCRD 152, 479
 PCRE 161, 479
 PCRG 174, 479
 PCRH 179, 479
 PCRJ 184, 479
 PDR1 127, 479
 PDR2 132, 479
 PDR3 136, 479
 PDR5 140, 479
 PDR7 145, 479
 PDR8 148, 479
 PDRC 150, 479
 PDRD 152, 479
 PDRE 161, 479
 PDRF 170, 479
 PDRG 174, 479
 PDRH 180, 479
 PDRJ 185, 479
 PMR1 126, 479
 PMR3 132, 480
 PMR5 139, 479
 PMRF 171, 479
 PMRG 175, 479
 POCR 297, 479
 PUCR1 128, 479
 PUCR5 141, 479
 PWCR 366, 479
 PWDRL 367, 479
 PWDRU 367, 479

RWKDR	191, 477, 485, 492
SAR	421, 478, 486, 493
SCR3	375, 479, 486, 494
SMCR	371, 473, 482, 490
SMR	374, 479, 486, 494
SSR	377, 479, 487, 494
SYSCR1	90, 480, 488, 495
SYSCR2	93, 480, 488, 495
SYSCR3	94, 480, 488, 495
TCB1	201, 478, 486, 493
TCNTV	205, 478, 486, 494
TCORA	205, 478, 486, 494
TCORB	205, 478, 486, 494
TCRV0	206, 478, 486, 494
TCRV1	209, 479, 486, 494
TCSRVD	207, 478, 486, 494
TCSRWD	360, 479, 487, 494
TCWD	362, 479, 487, 494
TDR	374, 479, 487, 494
TLB1	201, 478, 486, 493
TMB1	200, 478, 486, 493
TMWD	362, 479, 487, 494
TRCCNT	235, 473, 482, 489
TRCCR1	224, 477, 485, 492
TRCCR2	225, 477, 485, 492
TRCDF	234, 477, 485, 492
TRCIER	226, 477, 485, 492
TRCIOR0	229, 477, 485, 492
TRCIOR1	231, 477, 485, 492

TRDOCR	284, 475
TRDOER1	282, 475
TRDOER2	284, 475
TRDPMR	279, 475
TRDSR	293, 474
TRDSTR	274, 475
TSR	

Reset exception handling	
Reset synchronous PWM mode	

S

Sample-and-hold circuit	
Scan mode	
Serial communication interface 3 (SCI3)	
Shift instructions	
Single mode	
Slave address	
Sleep mode	
Software protection	
Stack pointer (SP)	
Stack status	
Standby mode	
Start condition	
Stop condition	
Subactive mode	
Subclock generator	
Subsleep mode	

**Renesas 16-Bit Single-Chip Microcomputer
Hardware Manual
H8/36109 Group**

Publication Date: Rev.1.00, Jan. 25, 2006
Rev.1.50, Sep. 18, 2007
Published by: Sales Strategic Planning Div.
Renesas Technology Corp.
Edited by: Customer Support Department
Global Strategic Communication Div.
Renesas Solutions Corp.

© 2007. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan,
Tel: <603> 7955-9390, Fax: <603> 7955-9510



H8/36109 Group Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0240-0150

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Microprocessors - MPU category](#):

Click to view products by [Renesas manufacturer](#):

Other Similar products are found below :

[MC68302EH20C](#) [MC7457RX1000LC](#) [MC7457RX1267LC](#) [MC7457VG1267LC](#) [A2C00010998 A](#) [A2C52004004](#) [R5F117BCGNA#20](#)
[R5F52106BDLA#U0](#) [R5S72690W266BG#U0](#) [ADJ3400IAA5DOE](#) [MPC8245TVV266D](#) [MPC8245TZU300D](#) [MPC8260ACVVMHBB](#)
[MPC8323ECVRAFDCA](#) [MPC8323VRADDCA](#) [MPC8536ECVJAVLA](#) [BOXNUC5PGYH0AJ](#) [20-668-0024](#) [P1010NSN5DFB](#)
[P2010NSE2KHC](#) [P2010NSN2MHC](#) [P2020NXE2HHC](#) [P5020NSE7QMB](#) [P5020NSE7TNB](#) [P5020NSE7VNB](#) [LS1020ASN7KQB](#)
[LS1020AXN7HNB](#) [LS1020AXN7KQB](#) [A2C00010729 A](#) [A2C00039344](#) [T1022NSE7MQB](#) [T1022NXN7PQB](#) [T1023NSE7MQA](#)
[T1024NXE7PQA](#) [T1042NSE7MQB](#) [T1042NSN7MQB](#) [T1042NXN7WQB](#) [T2080NSE8TTB](#) [T2080NSN8PTB](#) [T2080NXE8TTB](#)
[T2081NXN8TTB](#) [R5F101AFASP#V0](#) [MC68302CEH20C](#) [TS68040MF33A](#) [MPC8260ACVVMIBB](#) [MPC8280CZUUPEA](#)
[MPC8313ECVRAFFC](#) [MPC8313ECVRAGDC](#) [MPC8313EVRADDC](#) [MPC8313EVRAFFC](#)