

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

H8/36912 Group, H8/36902 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer
H8 Family/H8/300H Tiny Series

| | |
|-----------|-------------|
| H8/36912F | HD64F36912G |
| H8/36902F | HD64F36902G |
| H8/36912 | HD64336912G |
| H8/36911 | HD64336911G |
| H8/36902 | HD64336902G |
| H8/36901 | HD64336901G |
| H8/36900 | HD64336900G |

- a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs, algorithms represents information on products at the time of publication of these materials, and is subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resulting from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a test system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatuses or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce these materials in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they may not be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

are in their open states, intermediate levels are induced by noise in the vicinity, and through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers that may have been allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

- CPU and System-Control Modules
- On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, in the final part of each section.

7. List of Registers
8. Electrical Characteristics
9. Appendix
10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in the manual.

11. Index

5. When the E7 or E8 is used, $\overline{\text{NMI}}$ is an input/output pin (open-drain in output mode).

Related Manuals: The latest versions of all related manuals are available from our website. Please ensure you have the latest versions of all documents you require.
<http://www.renesas.com/>

H8/36912 Group and H8/36902 Group manuals:

| Document Title | Document ID |
|--|--------------------|
| H8/36912 Group, H8/36902 Group Hardware Manual | This manual |
| H8/300H Series Software Manual | REJ09B |

User's manuals for development tools:

| Document Title | Document ID |
|---|--------------------|
| H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual | REJ10B |
| H8S, H8/300 Series Simulator/Debugger User's Manual | REJ10B |
| H8S, H8/300 Series High-Performance Embedded Workshop 3 Tutorial | REJ10B |
| H8S, H8/300 Series High-Performance Embedded Workshop 3 User's Manual | REJ10B |

Application notes:

| Document Title | Document ID |
|--|--------------------|
| H8S, H8/300 Series C/C++ Compiler Package Application Note | REJ05B |
| Single Power Supply F-ZTAT™ On-Board Programming | REJ05B |

| | |
|------------------------------------|---|
| 2.1 | Address Space and Memory Map |
| 2.2 | Register Configuration..... |
| 2.2.1 | General Registers |
| 2.2.2 | Program Counter (PC) |
| 2.2.3 | Condition-Code Register (CCR)..... |
| 2.3 | Data Formats..... |
| 2.3.1 | General Register Data Formats |
| 2.3.2 | Memory Data Formats |
| 2.4 | Instruction Set..... |
| 2.4.1 | Table of Instructions Classified by Function |
| 2.4.2 | Basic Instruction Formats |
| 2.5 | Addressing Modes and Effective Address Calculation..... |
| 2.5.1 | Addressing Modes |
| 2.5.2 | Effective Address Calculation |
| 2.6 | Basic Bus Cycle |
| 2.6.1 | Access to On-Chip Memory (RAM, ROM)..... |
| 2.6.2 | On-Chip Peripheral Modules |
| 2.7 | CPU States |
| 2.8 | Usage Notes |
| 2.8.1 | Notes on Data Access to Empty Areas |
| 2.8.2 | EEPMOV Instruction..... |
| 2.8.3 | Bit Manipulation Instruction..... |
| | |
| Section 3 Exception Handling | |
| 3.1 | Exception Sources and Vector Address |
| 3.2 | Register Descriptions..... |
| 3.2.1 | Interrupt Edge Select Register 1 (IEGR1) |
| 3.2.2 | Interrupt Edge Select Register 2 (IEGR2) |
| 3.2.3 | Interrupt Enable Register 1 (IENR1) |

| | |
|---|---|
| 3.5.1 | Interrupts after Reset..... |
| 3.5.2 | Notes on Stack Area Use |
| 3.5.3 | Notes on Rewriting Port Mode Registers |
| Section 4 Address Break | |
| 4.1 | Register Descriptions..... |
| 4.1.1 | Address Break Control Register (ABRKCR) |
| 4.1.2 | Address Break Status Register (ABRKSR) |
| 4.1.3 | Break Address Registers (BARH, BARL)..... |
| 4.1.4 | Break Data Registers (BDRH, BDRL) |
| 4.2 | Operation |
| Section 5 Clock Pulse Generators | |
| 5.1 | Features..... |
| 5.2 | Register Descriptions..... |
| 5.2.1 | RC Control Register (RCCR) |
| 5.2.2 | RC Trimming Data Protect Register (RCTRMDPR)..... |
| 5.2.3 | RC Trimming Data Register (RCTRMDR) |
| 5.2.4 | Clock Control/Status Register (CKCSR) |
| 5.3 | System Clock Select Operation |
| 5.3.1 | Clock Control Operation..... |
| 5.3.2 | Clock Change Timing..... |
| 5.4 | Trimming of On-chip Oscillator Frequency |
| 5.5 | External Oscillators |
| 5.5.1 | Connecting Crystal Resonator |
| 5.5.2 | Connecting Ceramic Resonator |
| 5.5.3 | External Clock Input Method..... |
| 5.6 | Prescaler..... |
| 5.6.1 | Prescaler S |

| | |
|-------|---|
| 6.2.1 | Sleep Mode |
| 6.2.2 | Standby Mode |
| 6.2.3 | Subsleep Mode..... |
| 6.3 | Operating Frequency in Active Mode..... |
| 6.4 | Direct Transition..... |
| 6.5 | Module Standby Function..... |

Section 7 ROM

| | |
|-------|---|
| 7.1 | Block Configuration |
| 7.2 | Register Descriptions..... |
| 7.2.1 | Flash Memory Control Register 1 (FLMCR1)..... |
| 7.2.2 | Flash Memory Control Register 2 (FLMCR2)..... |
| 7.2.3 | Erase Block Register 1 (EBR1) |
| 7.2.4 | Flash Memory Enable Register (FENR)..... |
| 7.3 | On-Board Programming Modes..... |
| 7.3.1 | Boot Mode |
| 7.3.2 | Programming/Erasing in User Program Mode..... |
| 7.4 | Flash Memory Programming/Erasing..... |
| 7.4.1 | Program/Program-Verify |
| 7.4.2 | Erase/Erase-Verify..... |
| 7.4.3 | Interrupt Handling when Programming/Erasing Flash Memory..... |
| 7.5 | Program/Erase Protection |
| 7.5.1 | Hardware Protection |
| 7.5.2 | Software Protection..... |
| 7.5.3 | Error Protection..... |

Section 8 RAM

| | |
|--------------------------|--|
| 9.2.3 | Pin Functions |
| 9.3 | Port 5..... |
| 9.3.1 | Port Mode Register 5 (PMR5) |
| 9.3.2 | Port Control Register 5 (PCR5) |
| 9.3.3 | Port Data Register 5 (PDR5) |
| 9.3.4 | Port Pull-Up Control Register 5 (PUCR5)..... |
| 9.3.5 | Pin Functions |
| 9.4 | Port 7..... |
| 9.4.1 | Port Control Register 7 (PCR7) |
| 9.4.2 | Port Data Register 7 (PDR7) |
| 9.4.3 | Pin Functions |
| 9.5 | Port 8..... |
| 9.5.1 | Port Control Register 8 (PCR8) |
| 9.5.2 | Port Data Register 8 (PDR8) |
| 9.5.3 | Pin Functions |
| 9.6 | Port B..... |
| 9.6.1 | Port Data Register B (PDRB) |
| 9.6.2 | Pin Functions |
| 9.7 | Port C..... |
| 9.7.1 | Port Control Register C (PCRC)..... |
| 9.7.2 | Port Data Register C (PDRC) |
| 9.7.3 | Pin Functions |
| | |
| Section 10 Timer B1..... | |
| 10.1 | Features..... |
| 10.2 | Register Descriptions..... |
| 10.2.1 | Timer Mode Register B1 (TMB1) |
| 10.2.2 | Timer Counter B1 (TCB1)..... |
| 10.2.3 | Timer Load Register B1 (TLB1) |

| | |
|--------------------------|---|
| 11.3.3 | Timer Control Register V0 (TCRV0) |
| 11.3.4 | Timer Control/Status Register V (TCSR V) |
| 11.3.5 | Timer Control Register V1 (TCRV1) |
| 11.4 | Operation |
| 11.4.1 | Timer V Operation |
| 11.5 | Timer V Application Examples |
| 11.5.1 | Pulse Output with Arbitrary Duty Cycle |
| 11.5.2 | Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input |
| 11.6 | Usage Notes |
| | |
| Section 12 Timer W | |
| 12.1 | Features |
| 12.2 | Input/Output Pins |
| 12.3 | Register Descriptions |
| 12.3.1 | Timer Mode Register W (TMRW) |
| 12.3.2 | Timer Control Register W (TCRW) |
| 12.3.3 | Timer Interrupt Enable Register W (TIERW) |
| 12.3.4 | Timer Status Register W (TSRW) |
| 12.3.5 | Timer I/O Control Register 0 (TIOR0) |
| 12.3.6 | Timer I/O Control Register 1 (TIOR1) |
| 12.3.7 | Timer Counter (TCNT) |
| 12.3.8 | General Registers A to D (GRA to GRD) |
| 12.4 | Operation |
| 12.4.1 | Normal Operation |
| 12.4.2 | PWM Operation |
| 12.5 | Operation Timing |
| 12.5.1 | TCNT Count Timing |
| 12.5.2 | Output Compare Output Timing |
| 12.5.3 | Input Capture Timing |

| | |
|---|--|
| 13.2.2 | Timer Counter WD (TCWD)..... |
| 13.2.3 | Timer Mode Register WD (TMWD)..... |
| 13.3 | Operation |
| Section 14 Serial Communication Interface 3 (SCI3)..... | |
| 14.1 | Features..... |
| 14.2 | Input/Output Pins..... |
| 14.3 | Register Descriptions..... |
| 14.3.1 | Receive Shift Register (RSR) |
| 14.3.2 | Receive Data Register (RDR)..... |
| 14.3.3 | Transmit Shift Register (TSR)..... |
| 14.3.4 | Transmit Data Register (TDR)..... |
| 14.3.5 | Serial Mode Register (SMR) |
| 14.3.6 | Serial Control Register 3 (SCR3) |
| 14.3.7 | Serial Status Register (SSR) |
| 14.3.8 | Bit Rate Register (BRR) |
| 14.3.9 | Sampling Mode Register (SPMR) |
| 14.4 | Operation in Asynchronous Mode |
| 14.4.1 | Clock..... |
| 14.4.2 | SCI3 Initialization..... |
| 14.4.3 | Data Transmission |
| 14.4.4 | Serial Data Reception |
| 14.5 | Operation in Clocked Synchronous Mode |
| 14.5.1 | Clock..... |
| 14.5.2 | SCI3 Initialization..... |
| 14.5.3 | Serial Data Transmission |
| 14.5.4 | Serial Data Reception (Clocked Synchronous Mode) |
| 14.5.5 | Simultaneous Serial Data Transmission and Reception..... |
| 14.6 | Multiprocessor Communication Function |

| | | |
|------------|---|-------|
| Section 15 | I ² C Bus Interface 2 (IIC2) | |
| 15.1 | Features | |
| 15.2 | Input/Output Pins | |
| 15.3 | Register Descriptions | |
| 15.3.1 | I ² C Bus Control Register 1 (ICCR1) | |
| 15.3.2 | I ² C Bus Control Register 2 (ICCR2) | |
| 15.3.3 | I ² C Bus Mode Register (ICMR) | |
| 15.3.4 | I ² C Bus Interrupt Enable Register (ICIER) | |
| 15.3.5 | I ² C Bus Status Register (ICSR) | |
| 15.3.6 | Slave Address Register (SAR) | |
| 15.3.7 | I ² C Bus Transmit Data Register (ICDRT) | |
| 15.3.8 | I ² C Bus Receive Data Register (ICDRR) | |
| 15.3.9 | I ² C Bus Shift Register (ICDRS) | |
| 15.4 | Operation | |
| 15.4.1 | I ² C Bus Format | |
| 15.4.2 | Master Transmit Operation | |
| 15.4.3 | Master Receive Operation | |
| 15.4.4 | Slave Transmit Operation | |
| 15.4.5 | Slave Receive Operation | |
| 15.4.6 | Clocked Synchronous Serial Format | |
| 15.4.7 | Noise Canceler | |
| 15.4.8 | Example of Use | |
| 15.5 | Interrupts | |
| 15.6 | Bit Synchronous Circuit | |
| 15.7 | Usage Notes | |
| 15.7.1 | Issue (Retransmission) of Start/Stop Conditions | |
| 15.7.2 | WAIT Setting in I ² C Bus Mode Register (ICMR) | |

| | | |
|---|--------|--|
| | 16.4.3 | Input Sampling and A/D Conversion Time |
| | 16.4.4 | External Trigger Input Timing |
| 16.5 | | A/D Conversion Accuracy Definitions |
| 16.6 | | Usage Notes |
| | 16.6.1 | Permissible Signal Source Impedance |
| | 16.6.2 | Influences on Absolute Accuracy |
| Section 17 Band-Gap Circuit, Power-On Reset, and Low-Voltage | | |
| Detection Circuits | | |
| 17.1 | | Features |
| 17.2 | | Register Descriptions |
| | 17.2.1 | Low-Voltage-Detection Control Register (LVDCR) |
| | 17.2.2 | Low-Voltage-Detection Status Register (LVDSR) |
| 17.3 | | Operations |
| | 17.3.1 | Power-On Reset Circuit |
| | 17.3.2 | Low-Voltage Detection Circuit |
| Section 18 Power Supply Circuit | | |
| 18.1 | | When Using Internal Power Supply Step-Down Circuit |
| 18.2 | | When Not Using Internal Power Supply Step-Down Circuit |
| Section 19 List of Registers | | |
| 19.1 | | Register Addresses (Address Order) |
| 19.2 | | Register Bits |
| 19.3 | | Register States in Each Operating Mode |
| Section 20 Electrical Characteristics | | |
| 20.1 | | Absolute Maximum Ratings |
| 20.2 | | Electrical Characteristics (F-ZTAT™ Version) |

| | |
|--|--|
| 20.3.2 | DC Characteristics |
| 20.3.3 | AC Characteristics |
| 20.3.4 | A/D Converter Characteristics |
| 20.3.5 | Watchdog Timer Characteristics..... |
| 20.3.6 | Power-Supply-Voltage Detection Circuit Characteristics..... |
| 20.3.7 | LVDI External Voltage Detection Circuit Characteristics..... |
| 20.3.8 | Power-On Reset Characteristics..... |
| 20.4 | Operation Timing..... |
| 20.5 | Output Load Condition |
| | |
| Appendix A Instruction Set | |
| A.1 | Instruction List..... |
| A.2 | Operation Code Map..... |
| A.3 | Number of Execution States |
| A.4 | Combinations of Instructions and Addressing Modes |
| | |
| Appendix B I/O Port Block Diagrams..... | |
| B.1 | I/O Port Block Diagrams |
| B.2 | Port States in Each Operating State |
| | |
| Appendix C Product Code Lineup..... | |
| | |
| Appendix D Package Dimensions | |
| | |
| Main Revisions and Additions in this Edition | |
| | |
| Index | |

Section 2 CPU

| | | |
|-------------|---|-------|
| Figure 2.1 | Memory Map (1) | |
| Figure 2.1 | Memory Map (2) | |
| Figure 2.2 | CPU Registers | |
| Figure 2.3 | Usage of General Registers | |
| Figure 2.4 | Relationship between Stack Pointer and Stack Area | |
| Figure 2.5 | General Register Data Formats (1) | |
| Figure 2.5 | General Register Data Formats (2) | |
| Figure 2.6 | Memory Data Formats | |
| Figure 2.7 | Instruction Formats | |
| Figure 2.8 | Branch Address Specification in Memory Indirect Mode | |
| Figure 2.9 | On-Chip Memory Access Cycle | |
| Figure 2.10 | On-Chip Peripheral Module Access Cycle (3-State Access) | |
| Figure 2.11 | CPU Operation States | |
| Figure 2.12 | State Transitions | |
| Figure 2.13 | Example of Timer Configuration with Two Registers Allocated to Same Address | |

Section 3 Exception Handling

| | | |
|------------|--|-------|
| Figure 3.1 | Reset Sequence | |
| Figure 3.2 | Stack Status after Exception Handling | |
| Figure 3.3 | Interrupt Sequence | |
| Figure 3.4 | Port Mode Register Setting and Interrupt Request Flag Clearing Procedure | |

Section 4 Address Break

| | | |
|------------|---|-------|
| Figure 4.1 | Block Diagram of Address Break | |
| Figure 4.2 | Address Break Interrupt Operation Example (1) | |
| Figure 4.2 | Address Break Interrupt Operation Example (2) | |

| | |
|-------------|--|
| Figure 5.10 | Equivalent Circuit of Crystal Resonator |
| Figure 5.11 | Example of Connection to Ceramic Resonator |
| Figure 5.12 | Example of External Clock Input |
| Figure 5.13 | Example of Incorrect Board Design |

Section 6 Power-Down Modes

| | |
|------------|-------------------------------|
| Figure 6.1 | Mode Transition Diagram |
|------------|-------------------------------|

Section 7 ROM

| | |
|------------|---|
| Figure 7.1 | Flash Memory Block Configuration..... |
| Figure 7.2 | Programming/Erasing Flowchart Example in User Program Mode..... |
| Figure 7.3 | Program/Program-Verify Flowchart |
| Figure 7.4 | Erase/Erase-Verify Flowchart |

Section 9 I/O Ports

| | |
|------------|--------------------------------|
| Figure 9.1 | Port 1 Pin Configuration..... |
| Figure 9.2 | Port 2 Pin Configuration..... |
| Figure 9.3 | Port 5 Pin Configuration..... |
| Figure 9.4 | Port 7 Pin Configuration..... |
| Figure 9.5 | Port 8 Pin Configuration..... |
| Figure 9.6 | Port B Pin Configuration..... |
| Figure 9.7 | Port C Pin Configuration |

Section 10 Timer B1

| | |
|-------------|---------------------------------|
| Figure 10.1 | Block Diagram of Timer B1 |
|-------------|---------------------------------|

Section 11 Timer V

| | |
|-------------|--|
| Figure 11.1 | Block Diagram of Timer V |
| Figure 11.2 | Increment Timing with Internal Clock |
| Figure 11.3 | Increment Timing with External Clock |
| Figure 11.4 | OVF Set Timing..... |
| Figure 11.5 | CMFA and CMFB Set Timing..... |

| | |
|--------------|---|
| Figure 12.2 | Free-Running Counter Operation..... |
| Figure 12.3 | Periodic Counter Operation..... |
| Figure 12.4 | 0 and 1 Output Example (TOA = 0, TOB = 1)..... |
| Figure 12.5 | Toggle Output Example (TOA = 0, TOB = 1)..... |
| Figure 12.6 | Toggle Output Example (TOA = 0, TOB = 1)..... |
| Figure 12.7 | Input Capture Operating Example..... |
| Figure 12.8 | Buffer Operation Example (Input Capture)..... |
| Figure 12.9 | PWM Mode Example (1)..... |
| Figure 12.10 | PWM Mode Example (2)..... |
| Figure 12.11 | Buffer Operation Example (Output Compare)..... |
| Figure 12.12 | PWM Mode Example (TOB, TOC, and TOD = 0: Initial Output Values are Set to 0)..... |
| Figure 12.13 | PWM Mode Example (TOB, TOC, and TOD = 1: Initial Output Values are Set to 1)..... |
| Figure 12.14 | Count Timing for Internal Clock Source..... |
| Figure 12.15 | Count Timing for External Clock Source..... |
| Figure 12.16 | Output Compare Output Timing..... |
| Figure 12.17 | Input Capture Input Signal Timing..... |
| Figure 12.18 | Timing of Counter Clearing by Compare Match..... |
| Figure 12.19 | Buffer Operation Timing (Compare Match)..... |
| Figure 12.20 | Buffer Operation Timing (Input Capture)..... |
| Figure 12.21 | Timing of IMFA to IMFD Flag Setting at Compare Match..... |
| Figure 12.22 | Timing of IMFA to IMFD Flag Setting at Input Capture..... |
| Figure 12.23 | Timing of Status Flag Clearing by CPU..... |
| Figure 12.24 | Contention between TCNT Write and Clear..... |
| Figure 12.25 | Internal Clock Switching and TCNT Operation..... |
| Figure 12.26 | When Compare Match and Bit Manipulation Instruction to TCRW Occur Same Timing..... |

| | |
|--------------|--|
| Figure 14.6 | Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit) |
| Figure 14.7 | Sample Serial Transmission Data Flowchart (Asynchronous Mode)..... |
| Figure 14.8 | Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit) |
| Figure 14.9 | Sample Serial Reception Data Flowchart (Asynchronous Mode) |
| Figure 14.10 | Data Format in Clocked Synchronous Communication |
| Figure 14.11 | Example of SCI3 Transmission in Clocked Synchronous Mode |
| Figure 14.12 | Sample Serial Transmission Flowchart (Clocked Synchronous Mode) |
| Figure 14.13 | Example of SCI3 Reception in Clocked Synchronous Mode |
| Figure 14.14 | Sample Serial Reception Flowchart (Clocked Synchronous Mode)..... |
| Figure 14.15 | Sample Flowchart of Simultaneous Serial Transmit and Receive Operation (Clocked Synchronous Mode)..... |
| Figure 14.16 | Example of Inter-Processor Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A) |
| Figure 14.17 | Sample Multiprocessor Serial Transmission Flowchart |
| Figure 14.18 | Sample Multiprocessor Serial Reception Flowchart (1)..... |
| Figure 14.18 | Sample Multiprocessor Serial Reception Flowchart (2)..... |
| Figure 14.19 | Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)..... |
| Figure 14.20 | Receive Data Sampling Timing in Asynchronous Mode |

Section 15 I²C Bus Interface 2 (IIC2)

| | |
|-------------|--|
| Figure 15.1 | Block Diagram of I ² C Bus Interface 2..... |
| Figure 15.2 | External Circuit Connections of I/O Pins |
| Figure 15.3 | I ² C Bus Formats |
| Figure 15.4 | I ² C Bus Timing..... |
| Figure 15.5 | Master Transmit Mode Operation Timing (1)..... |
| Figure 15.6 | Master Transmit Mode Operation Timing (2)..... |
| Figure 15.7 | Master Receive Mode Operation Timing (1) |

| | | |
|---|--|--|
| Figure 15.19 | Sample Flowchart for Slave Transmit Mode..... | |
| Figure 15.20 | Sample Flowchart for Slave Receive Mode..... | |
| Figure 15.21 | Timing of Bit Synchronous Circuit..... | |
| Section 16 A/D Converter | | |
| Figure 16.1 | Block Diagram of A/D Converter..... | |
| Figure 16.2 | A/D Conversion Timing..... | |
| Figure 16.3 | External Trigger Input Timing..... | |
| Figure 16.4 | A/D Conversion Accuracy Definitions (1)..... | |
| Figure 16.5 | A/D Conversion Accuracy Definitions (2)..... | |
| Figure 16.6 | Analog Input Circuit Example..... | |
| Section 17 Band-Gap Circuit, Power-On Reset, and Low-Voltage Detection Circuit | | |
| Figure 17.1 | Block Diagram around BGR..... | |
| Figure 17.2 | Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit..... | |
| Figure 17.3 | Operational Timing of Power-On Reset Circuit..... | |
| Figure 17.4 | Operating Timing of LVDR Circuit..... | |
| Figure 17.5 | Operational Timing of LVDI Circuit..... | |
| Figure 17.6 | Operational Timing of LVDI Circuit (When Compared Voltage is Input through ExtU and ExtD Pins)..... | |
| Figure 17.7 | Timing for Enabling/Disabling of Low-Voltage Detection Circuit..... | |
| Section 18 Power Supply Circuit | | |
| Figure 18.1 | Power Supply Connection when Internal Step-Down Circuit is Used..... | |
| Figure 18.2 | Power Supply Connection when Internal Step-Down Circuit is Not Used..... | |
| Section 20 Electrical Characteristics | | |
| Figure 20.1 | System Clock Input Timing..... | |
| Figure 20.2 | RES Low Width Timing..... | |
| Figure 20.3 | Input Timing..... | |
| Figure 20.4 | I ² C Bus Interface Input/Output Timing..... | |

| | |
|--|-------|
| Figure B.6 (2) Port 5 Block Diagram (P57, P58) (for 118/30902 Group) | |
| Figure B.7 Port 5 Block Diagram (P55) | |
| Figure B.8 Port 5 Block Diagram (P76) | |
| Figure B.9 Port 7 Block Diagram (P75) | |
| Figure B.10 Port 7 Block Diagram (P74) | |
| Figure B.11 Port 8 Block Diagram (P84 to P81) | |
| Figure B.12 Port 8 Block Diagram (P80) | |
| Figure B.13 Port B Block Diagram (PB3, PB2) | |
| Figure B.14 Port B Block Diagram (PB1, PB0) | |
| Figure B.15 Port C Block Diagram (PC1) | |
| Figure B.16 Port C Block Diagram (PC0) | |
| Figure D.1 FP-32D Package Dimensions | |
| Figure D.2 FP-32A Package Dimension | |
| Figure D.3 32P4B Package Dimension | |

| | |
|------------|--|
| Table 2.4 | Logic Operations Instructions..... |
| Table 2.5 | Shift Instructions..... |
| Table 2.6 | Bit Manipulation Instructions (1)..... |
| Table 2.6 | Bit Manipulation Instructions (2)..... |
| Table 2.7 | Branch Instructions..... |
| Table 2.8 | System Control Instructions..... |
| Table 2.9 | Block Data Transfer Instructions..... |
| Table 2.10 | Addressing Modes..... |
| Table 2.11 | Absolute Address Access Ranges..... |
| Table 2.12 | Effective Address Calculation (1)..... |
| Table 2.12 | Effective Address Calculation (2)..... |

Section 3 Exception Handling

| | |
|-----------|---|
| Table 3.1 | Exception Sources and Vector Address..... |
| Table 3.2 | Interrupt Wait States..... |

Section 4 Address Break

| | |
|-----------|-------------------------------|
| Table 4.1 | Access and Data Bus Used..... |
|-----------|-------------------------------|

Section 5 Clock Pulse Generators

| | |
|-----------|-----------------------------------|
| Table 5.1 | Crystal Resonator Parameters..... |
|-----------|-----------------------------------|

Section 6 Power-Down Modes

| | |
|-----------|---|
| Table 6.1 | Operating Frequency and Wait Time..... |
| Table 6.2 | Transition Mode after SLEEP Instruction Execution and Interrupt Handling..... |
| Table 6.3 | Internal State in Each Operating Mode..... |

Section 7 ROM

| | |
|-----------|---|
| Table 7.1 | Setting Programming Modes..... |
| Table 7.2 | Boot Mode Operation..... |
| Table 7.3 | System Clock Frequencies for which Automatic Adjustment of LSI Bit R Possible..... |

| | |
|---|--|
| Table 12.1 | Timer W Functions..... |
| Table 12.2 | Pin Configuration..... |
| Section 14 Serial Communication Interface 3 (SCI3) | |
| Table 14.1 | Pin Configuration..... |
| Table 14.2 | Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)... |
| Table 14.3 | Maximum Bit Rate for Each Frequency (Asynchronous Mode) |
| Table 14.4 | Examples of BRR Settings for Various Bit Rates (Clocked Synchronous Mode) |
| Table 14.5 | SSR Status Flags and Receive Data Handling |
| Table 14.6 | SCI3 Interrupt Requests..... |
| Section 15 I²C Bus Interface 2 (IIC2) | |
| Table 15.1 | Pin Configuration..... |
| Table 15.2 | Transfer Rate |
| Table 15.3 | Interrupt Requests |
| Table 15.4 | Time for Monitoring SCL..... |
| Section 16 A/D Converter | |
| Table 16.1 | Pin Configuration..... |
| Table 16.2 | Analog Input Channels and Corresponding ADDR Registers |
| Table 16.3 | A/D Conversion Time (Single Mode)..... |
| Section 17 Band-Gap Circuit, Power-On Reset, and Low-Voltage Detection Circuit | |
| Table 17.1 | LVDCR Settings and Select Functions..... |
| Section 20 Electrical Characteristics | |
| Table 20.1 | Absolute Maximum Ratings |
| Table 20.2 | DC Characteristics (1) |
| Table 20.2 | DC Characteristics (2) |
| Table 20.3 | AC Characteristics |
| Table 20.4 | I ² C Bus Interface Timing..... |

| | |
|-------------|--|
| Table 20.15 | Serial Interface (SCI3) Timing |
| Table 20.16 | A/D Converter Characteristics |
| Table 20.17 | Watchdog Timer Characteristics..... |
| Table 20.18 | Power-Supply-Voltage Detection Circuit Characteristics..... |
| Table 20.19 | LVDI External Voltage Detection Circuit Characteristics..... |
| Table 20.20 | Power-On Reset Circuit Characteristics..... |

Appendix

| | |
|-----------|---|
| Table A.1 | Instruction Set..... |
| Table A.2 | Operation Code Map (1) |
| Table A.2 | Operation Code Map (2) |
| Table A.2 | Operation Code Map (3) |
| Table A.3 | Number of Cycles in Each Instruction..... |
| Table A.4 | Number of Cycles in Each Instruction..... |
| Table A.5 | Combinations of Instructions and Addressing Modes |

- Timer B1* (8-bit timer)
- Timer V (8-bit timer)
- Timer W (16-bit timer)
- Watchdog timer
- SCI3 (Asynchronous or clocked synchronous serial communication interface)
- 10-bit A/D converter
- I²C bus interface* (conforms to the Philips I²C bus interface functions)
- POR/LVD (Power-on reset and low-voltage detection circuits)
- Address break

Note: * Available for the H8/36912 Group only.


- On-chip memory

| Product Classification | | Type | ROM | RAM | Remarks |
|---|-----------|-------------|----------|-------------|---------|
| Flash memory version (F-ZTAT™ version) | H8/36912F | HD64F36912G | 8 kbytes | 1,536 bytes | |
| | H8/36902F | HD64F36902G | 8 kbytes | 1,536 bytes | |
| Masked ROM version | H8/36912 | HD64336912G | 8 kbytes | 512 bytes | |
| | H8/36911 | HD64336911G | 4 kbytes | 256 bytes | |
| | H8/36902 | HD64336902G | 8 kbytes | 512 bytes | |
| | H8/36901 | HD64336901G | 4 kbytes | 256 bytes | |
| | H8/36900 | HD64336900G | 2 kbytes | 256 bytes | |

Note: F-ZTAT™ is a trademark of Renesas Technology Corp.


| Package | Code | Body Size | Pin Pitch | Remarks |
|----------|--------|-----------------|-----------|---------|
| LQFP-32 | FP-32A | 7.0 × 7.0 mm | 0.8 mm | |
| SOP-32 | FP-32D | 11.3 × 20.45 mm | 1.27 mm | |
| SDIP-32* | 32P4B | 400 mil | 1.78 mm | |

Note: * Flash memory version only




Note: * Can also be used for the E7 or E8 emulator.

Figure 1.1 Internal Block Diagram of H8/36912 Group




Note: * Can also be used for the E7 or E8 emulator.

Figure 1.2 Internal Block Diagram of H8/36902 Group



Note: * Can also be used for the E7 or E8 emulator.

Figure 1.3 Pin Arrangement of H8/36912 Group (FP-32A)



Note: * Can also be used for the E7 or E8 emulator.


Figure 1.4 Pin Arrangement of H8/36902 Group (FP-32A)

(Top view)

| | | | | | |
|-------------------------------------|--------------------------|----|----|--------------------------|-------------------------------|
| VSS | <input type="checkbox"/> | 9 | 24 | <input type="checkbox"/> | P22/TXD |
| PC1/OSC2/CLKOUT | <input type="checkbox"/> | 10 | 23 | <input type="checkbox"/> | P21/RXD |
| PC0/OSC1 | <input type="checkbox"/> | 11 | 22 | <input type="checkbox"/> | P20/SCK3 |
| VCL | <input type="checkbox"/> | 12 | 21 | <input type="checkbox"/> | P55/WKP5/ADTRG |
| $\overline{\text{NMI}}$ | <input type="checkbox"/> | 13 | 20 | <input type="checkbox"/> | P14/ $\overline{\text{IRQ0}}$ |
| P17/ $\overline{\text{IRQ3}}$ /TRGV | <input type="checkbox"/> | 14 | 19 | <input type="checkbox"/> | P56/SDA |
| E10T_0* | <input type="checkbox"/> | 15 | 18 | <input type="checkbox"/> | P57/SCL |
| E10T_1* | <input type="checkbox"/> | 16 | 17 | <input type="checkbox"/> | E10T_2* |

Note: * Can also be used for the E7 or E8 emulator.

Figure 1.5 Pin Arrangement of H8/36912 Group (FP-32D, 32P4B)



Note: * Can also be used for the E7 or E8 emulator.

Figure 1.6 Pin Arrangement of H8/36902 Group (FP-32D, 32P4B)

| | | | | | |
|--------------------|--|--------|--------|--------|---|
| | V_{CC} | 5 | 1 | Input | Analog power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply. |
| | V_{CL} | 12 | 8 | Input | Internal step-down power supply pin. Connect a capacitor of 0.1 μ F between this pin and ground for stabilization. |
| Clock | OSC1 | 11 | 7 | Input | These pins are connected to a crystal or ceramic resonator for system clocks, or can be used to input an external clock. When the on-chip oscillator is used, the clocks can be output to CLKOUT. See section 5, Clock Pulse Generator, for a typical connection. |
| | OSC2/ CLKOUT | 10 | 6 | Output | |
| System control | \overline{RES} | 7 | 3 | Input | Reset pin. The pull-up resistor (150 k Ω) is incorporated. When driven low, the chip is reset. |
| | TEST | 8 | 4 | Input | Test pin. Connect this pin to ground. |
| External interrupt | \overline{NMI} | 13 | 9 | Input | Non-maskable interrupt request input pin. Be sure to pull-up with a pull-up resistor. |
| | $\overline{IRQ0}$, $\overline{IRQ3}$ | 20, 14 | 16, 10 | Input | External interrupt request input pins. Can select the rising or falling edge. |
| | $\overline{WKP5}$ | 21 | 17 | Input | External interrupt request input pin. Can select the rising or falling edge. |

| | | | | | |
|-----------------------------------|------------------------|------------|------------|--------|--|
| | FTIOA to FTIOD | 26 to 29 | 22 to 25 | I/O | Output compare output/ input capture input/ PWM output pins |
| I ² C bus interface 2* | SDA | 19 | 15 | I/O | I ² C data I/O pin. NMOS output can directly drive the bus |
| | SCL | 18 | 14 | I/O | I ² C clock I/O pin. NMOS output can directly drive the bus |
| Serial communication interface | TXD | 24 | 20 | Output | Transmit data output pin |
| | RXD | 23 | 19 | Input | Receive data input pin |
| | SCK3 | 22 | 18 | I/O | Clock I/O pin |
| A/D converter | AN3 to AN0 | 1 to 4 | 29 to 32 | Input | Analog input pin |
| | ADTRG | 21 | 17 | Input | A/D converter trigger input pin |
| I/O ports | P17, P14 | 14, 20 | 10, 16 | I/O | 2-bit I/O port |
| | P22 to P20 | 24 to 22 | 20 to 18 | I/O | 3-bit I/O port |
| | P57 to P55 | 18, 19, 21 | 14, 15, 17 | I/O | 3-bit I/O port |
| | P76 to P74 | 32 to 30 | 28 to 26 | I/O | 3-bit I/O port |
| | P84 to P80 | 29 to 25 | 25 to 21 | I/O | 5-bit I/O port |
| | PB3 to PB0 | 1 to 4 | 29 to 32 | Input | 4-bit input port |
| | PC1, PC0 | 10, 11 | 6, 7 | I/O | 2-bit I/O port |
| Low voltage detection circuit | ExtU, ExtD | 1, 2 | 29, 30 | Input | External input pins for the low-voltage detection circuit |
| E7, E8 | E10T_0, E10T_1, E10T_2 | 15, 16, 17 | 11, 12, 13 | — | Interface pins for the E7 or E8 emulator |

Note: * Available for the H8/36912 Group only.

- General-register architecture
 - Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-bit registers
- Sixty-two basic instructions
 - 8/16/32-bit data transfer and arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 64-kbyte address space
- High-speed operation
 - All frequently-used instructions execute in two or four states
 - 8/16/32-bit register-register add/subtract : 2 state
 - 8 × 8-bit register-register multiply : 14 states
 - 16 ÷ 8-bit register-register divide : 14 states
 - 16 × 16-bit register-register multiply : 22 states
 - 32 ÷ 16-bit register-register divide : 22 states
- Power-down state
 - Transition to power-down state by SLEEP instruction




Figure 2.1 Memory Map (1)






Figure 2.1 Memory Map (2)

| | | | |
|----------|----|-----|-----|
| ER3 | E3 | R3H | R3L |
| ER4 | E4 | R4H | R4L |
| ER5 | E5 | R5H | R5L |
| ER6 | E6 | R6H | R6L |
| ER7 (SP) | E7 | R7H | R7L |

Control registers (CR)



[Legend]

- | | |
|------------------------------|--------------------|
| SP: Stack pointer | H: Half-carry flag |
| PC: Program counter | U: User bit |
| CCR: Condition-code register | N: Negative flag |
| I: Interrupt mask bit | Z: Zero flag |
| UI: User bit | V: Overflow flag |
| | C: Carry flag |

Figure 2.2 CPU Registers

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers




Figure 2.4 Relationship between Stack Pointer and Stack Area

2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The least significant bit of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized with the start address is loaded by the vector address generated during reset exception-handling sequence.

2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask (I), half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branch conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.

When the ADD.B, ADDX.B, SUB.B, SUBX.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise.
 When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise.
 When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

| | | | | |
|---|---|-----------|-----|--|
| 4 | U | Undefined | R/W | User Bit Can be written and read by software using the ANDC, ORC, and XORC instructions. |
| 3 | N | Undefined | R/W | Negative Flag Stores the value of the most significant bit of data as the sign bit. |
| 2 | Z | Undefined | R/W | Zero Flag Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data. |
| 1 | V | Undefined | R/W | Overflow Flag Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times. |
| 0 | C | Undefined | R/W | Carry Flag Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by: <ul style="list-style-type: none"> • Add instructions, to indicate a carry • Subtract instructions, to indicate a borrow • Shift and rotate instructions, to indicate a carry The carry flag is also used as a bit accumulator for carry propagation manipulation instructions. |




Figure 2.5 General Register Data Formats (1)

MSB

[Legend]

ERn: General register ER

En: General register E

Rn: General register R

RnH: General register RH

RnL: General register RL

MSB: Most significant bit

LSB: Least significant bit

Figure 2.5 General Register Data Formats (2)




Figure 2.6 Memory Data Formats

| | |
|-------|--|
| Rs | General register (source)* |
| Rn | General register* |
| ERn | General register (32-bit register or address register) |
| (EAd) | Destination operand |
| (EAs) | Source operand |
| CCR | Condition-code register |
| N | N (negative) flag in CCR |
| Z | Z (zero) flag in CCR |
| V | V (overflow) flag in CCR |
| C | C (carry) flag in CCR |
| PC | Program counter |
| SP | Stack pointer |
| #IMM | Immediate data |
| disp | Displacement |
| + | Addition |
| - | Subtraction |
| × | Multiplication |
| ÷ | Division |
| ^ | Logical AND |
| ∨ | Logical OR |
| ⊕ | Logical XOR |
| → | Move |
| ¬ | NOT (logical complement) |

| | | |
|-------|-----|--|
| MOVFP | B | (EAs) → Rd, Cannot be used in this LSI. |
| MOVTP | B | Rs → (EAs) Cannot be used in this LSI. |
| POP | W/L | @SP+ → Rn Pops a general register from the stack. POP.W Rn is identical to @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn. |
| PUSH | W/L | Rn → @-SP Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP. |

Note: * Refers to the operand size.

- B: Byte
- W: Word
- L: Longword

| | | |
|--------------|-----|---|
| DEC | | Increments or decrements a general register by 1 or 2. (Byte or word can be incremented or decremented by 1 only.) |
| ADDS SUBS | L | $Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$, $Rd \pm 4 \rightarrow Rd$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register. |
| DAA DAS | B | Rd decimal adjust $\rightarrow Rd$ Decimal-adjusts an addition or subtraction result in a general register, referring to the CCR to produce 4-bit BCD data. |
| MULXU | B/W | $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits. |
| MULXS | B/W | $Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits. |
| DIVXU | B/W | $Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 8 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder. |

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

general register.

| | | |
|------|-----|--|
| EXTU | W/L | Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left. |
| EXTS | W/L | Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit. |

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

| | | |
|-----|-------|--|
| NOT | B/W/L | \neg (Rd) \rightarrow (Rd) Takes the one's complement of general register contents. |
|-----|-------|--|

Note: * Refers to the operand size.
 B: Byte
 W: Word
 L: Longword

Table 2.5 Shift Instructions

| Instruction | Size* | Function |
|-------------|-------|--|
| SHAL | B/W/L | Rd (shift) \rightarrow Rd |
| SHAR | B/W/L | Performs an arithmetic shift on general register contents. |
| SHLL | B/W/L | Rd (shift) \rightarrow Rd |
| SHLR | B/W/L | Performs a logical shift on general register contents. |
| ROTL | B/W/L | Rd (rotate) \rightarrow Rd |
| ROTR | B/W/L | Rotates general register contents. |
| ROTXL | B/W/L | Rd (rotate) \rightarrow Rd |
| ROTXR | B/W/L | Rotates general register contents through the carry flag. |

Note: * Refers to the operand size.
 B: Byte
 W: Word
 L: Longword

Inverts a specified bit in a general register or memory operand.
The bit number is specified by 3-bit immediate data or the lower three bits of a general register.

| | | |
|-------|---|--|
| BTST | B | $\neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow Z$ Tests a specified bit in a general register or memory operand and clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register. |
| BAND | B | $C \wedge (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag. |
| BIAND | B | $C \wedge \neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. |
| BOR | B | $C \vee (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag. |
| BIOR | B | $C \vee \neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. |

Note: * Refers to the operand size.

B: Byte

| | | |
|------|---|--|
| | | carry flag. |
| BILD | B | \neg (<bit-No.> of <EAd>) \rightarrow C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data. |
| BST | B | C \rightarrow (<bit-No.> of <EAd>) Transfers the carry flag value to a specified bit in a general register or memory operand. |
| BIST | B | \neg C \rightarrow (<bit-No.> of <EAd>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data. |

Note: * Refers to the operand size.
B: Byte

| | | |
|----------|-------------------------------|---------------------------|
| BCC(BHS) | Carry clear (high or same) | $C = 0$ |
| BCS(BLO) | Carry set (low) | $C = 1$ |
| BNE | Not equal | $Z = 0$ |
| BEQ | Equal | $Z = 1$ |
| BVC | Overflow clear | $V = 0$ |
| BVS | Overflow set | $V = 1$ |
| BPL | Plus | $N = 0$ |
| BMI | Minus | $N = 1$ |
| BGE | Greater or equal | $N \oplus V = 0$ |
| BLT | Less than | $N \oplus V = 1$ |
| BGT | Greater than | $Z \vee (N \oplus V) = 0$ |
| BLE | Less or equal | $Z \vee (N \oplus V) = 1$ |

| | | |
|-----|---|--|
| JMP | — | Branches unconditionally to a specified address. |
| BSR | — | Branches to a subroutine at a specified address. |
| JSR | — | Branches to a subroutine at a specified address. |
| RTS | — | Returns from a subroutine |

Note: * Bcc is the general name for conditional branch instructions.

register size is one byte, but in transfer to memory, data is written in word access.

| | | |
|------|---|--|
| ANDC | B | $CCR \wedge \#IMM \rightarrow CCR$, $EXR \wedge \#IMM \rightarrow EXR$ Logically ANDs the CCR with immediate data. |
| ORC | B | $CCR \vee \#IMM \rightarrow CCR$, $EXR \vee \#IMM \rightarrow EXR$ Logically ORs the CCR with immediate data. |
| XORC | B | $CCR \oplus \#IMM \rightarrow CCR$, $EXR \oplus \#IMM \rightarrow EXR$ Logically XORs the CCR with immediate data. |
| NOP | — | $PC + 2 \rightarrow PC$ Only increments the program counter. |

Note: * Refers to the operand size.

B: Byte

W: Word

else next;

Transfers a data block. Starting from the address set in ER5, transfer data for the number of bytes set in R4L or R4 to the address location in ER6.

Execution of the next instruction begins as soon as the transfer is completed.

2.4.2 Basic Instruction Formats

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Figure 2.7 shows examples of instruction formats.

(1) Operation Field

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

(2) Register Field


Specifies a general register. Address registers are specified by 3 bits, and data registers by 4 bits. Some instructions have two register fields. Some have no register field.

(2) Operation field and register fields



ADD.B Rn, Rm, etc.

(3) Operation field, register fields, and effective address extension



MOV.B @(d:16, Rn), Rm

(4) Operation field, effective address extension, and condition field



BRA d:8

Figure 2.7 Instruction Formats

Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or the absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) and immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.10 Addressing Modes

| No. | Addressing Mode | Symbol |
|-----|---|-------------------------|
| 1 | Register direct | Rn |
| 2 | Register indirect | @ERn |
| 3 | Register indirect with displacement | @(d:16,ERn)/@(d:24,ERn) |
| 4 | Register indirect with post-increment Register indirect with pre-decrement | @ERn+ @-ERn |
| 5 | Absolute address | @aa:8/@aa:16/@aa:24 |
| 6 | Immediate | #xx:8/#xx:16/#xx:32 |
| 7 | Program-counter relative | @(d:8,PC)/@(d:16,PC) |
| 8 | Memory indirect | @ @aa:8 |

(1) Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and ER0 to ER7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

- Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For the byte or longword access, the register value should be even.

- Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

(5) Absolute Address—@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space.

The access ranges of absolute addresses for the group of this LSI are those shown in table 1 because the upper 8 bits are ignored.

operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some manipulation instructions contain 3-bit immediate data in the instruction code, specifying a constant number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

(7) Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to +32766 bytes (–16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

(8) Memory Indirect—@@aa:8









This mode can be used by the JMP and JSR instructions. The instruction code contains an absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address in memory indirect mode. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF).


Note that the first part of the address range is also the exception vector area.

2.5.2 Effective Address Calculation

Table 2.12 indicates how effective addresses are calculated in each addressing mode. In the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective address.

Table 2.12 Effective Address Calculation (1)

| No | Addressing Mode and Instruction Format | Effective Address Calculation | Effective Address (EA) |
|----|---|--|---------------------------------|
| 1 | Register direct(Rn)  | | Operand is general register con |
| 2 | Register indirect(@ERn)  |  | 23 |
| 3 | Register indirect with displacement @(d:16,ERn) or @(d:24,ERn)  |  | 23 |
| 4 | Register indirect with post-increment or pre-decrement •Register indirect with post-increment @ERn+  •Register indirect with pre-decrement @-ERn  |  <p>The value to be added or subtracted is 1 when the operand is byte size, 2 for word size, and 4 for longword size.</p> | 23 |



[Legend]

r, rm, rn : Register field
 op : Operation field
 disp : Displacement
 IMM : Immediate data
 abs : Absolute address




Figure 2.9 On-Chip Memory Access Cycle




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)




Figure 2.11 CPU Operation States

2.8 Usage Notes

2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L and R6 such that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF. The value of R6 must not change from H'FFFF to H'0000 during execution).

2.8.3 Bit Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address or when a bit is directly manipulated for a port, because this may rewrite data of a bit other than the bit to be manipulated.

2. The CPU sets or resets the bit to be manipulated with the bit manipulation instruction.
3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer counter may be modified. The modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated Same Address

| | | | | | | | |
|------|-------|-------|-------|-------|-------|-------|-------|
| | level | level | level | level | level | level | level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

[BSET instruction executed]

```
BSET    #0,    @PDR5
```

The BSET instruction is executed for port 5.

[After executing BSET]

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|------------|------------|------------|------------|------------|------------|------------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

[Description on operation]

1. When the BSET instruction is executed, first the CPU reads port 5. Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level input). P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR5 has a value of H'80, but the value read by the CPU is H'40.
2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.
3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET.

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|------------|------------|------------|------------|------------|------------|------------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

[BSET instruction executed]

```
BSET    #0,    @RAM0
```

The BSET instruction is executed designating the work area (RAM0).

[After executing BSET]

```
MOV.B   @RAM0, R0L
MOV.B   R0L,   @PDR5
```

The work area (RAM0) value is written to PDR5

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|------------|------------|------------|------------|------------|------------|------------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | |
|--------------|-----------|------------|-----------|-----------|-----------|-----------|-----------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

[BCLR instruction executed]

| | | |
|------|-----|-------|
| BCLR | #0, | @PCR5 |
|------|-----|-------|

The BCLR instruction is executed for PCR5.

[After executing BCLR]

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|-----------|------------|-----------|-----------|-----------|-----------|-----------|
| Input/output | Output | Output | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

[Description on operation]

1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a volatile register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F.
2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|------------|------------|------------|------------|------------|------------|------------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

[BCLR instruction executed]

```
BCLR #0, @RAM0
```

The BCLR instructions executed for the PCR5 work area (RAM0).

[After executing BCLR]

```
MOV.B @RAM0, R0L
MOV.B R0L, @PCR5
```

The work area (RAM0) value is written to PCR5.

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|------------|------------|------------|------------|------------|------------|------------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

Exception handling starts when a trap instruction (TRAPA) is executed. The TRAPA instruction generates a vector address corresponding to a vector number from 0 to 3, specified in the instruction code. Exception handling can be executed at all times in the program execution state.

- Interrupts

External interrupts other than NMI and internal interrupts other than address break are enabled by the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt request has been issued.

3.1 Exception Sources and Vector Address

Table 3.1 shows the vector addresses and priority of each exception handling. When more than one interrupt is requested, handling is performed from the interrupt with the highest priority.

Table 3.1 Exception Sources and Vector Address

| Relative Module | Exception Sources | Vector Number | Vector Address |
|-----------------------------|-------------------------|---------------|------------------|
| $\overline{\text{RES}}$ pin | Reset | 0 | H'0000 to H'0001 |
| Watchdog timer | | | |
| — | Reserved for system use | 1 to 6 | H'0002 to H'000D |
| External interrupt pin | NMI | 7 | H'000E to H'000F |
| CPU | Trap instruction #0 | 8 | H'0010 to H'0011 |
| | Trap instruction #1 | 9 | H'0012 to H'0013 |
| | Trap instruction #2 | 10 | H'0014 to H'0015 |
| | Trap instruction #3 | 11 | H'0016 to H'0017 |

| | | | |
|---------------|--|----------|------------------|
| — | Reserved for system use | 19, 20 | H'0026 to H'0029 |
| Timer W | Timer W input capture A/ compare match A Timer W input capture B/ compare match B Timer W input capture C/ compare match C Timer W input capture D/ compare match D Timer W overflow | 21 | H'002A to H'002B |
| Timer V | Timer V compare match A Timer V compare match B Timer V overflow | 22 | H'002C to H'002D |
| SCI3 | SCI3 receive data full SCI3 transmit data empty SCI3 transmit end SCI3 receive error | 23 | H'002E to H'002F |
| IIC2* | IIC_2 transmit data empty IIC_2 transmit end IIC_2 receive error | 24 | H'0030 to H'0031 |
| A/D converter | A/D conversion end | 25 | H'0032 to H'0033 |
| — | Reserved for system use | 26 to 28 | H'0034 to H'0039 |
| Timer B1* | Timer B1 overflow | 29 | H'003A to H'003B |
| — | Reserved for system use | 30 to 33 | H'003C to H'0043 |
| Clock switch | Clock switch (external clock to on-chip oscillator clock) | 34 | H'0044 to H'0045 |

Note: * Available for the H8/36912 Group only.

- Wakeup interrupt flag register (IWPR)

3.2.1 Interrupt Edge Select Register 1 (IEGR1)

IEGR1 selects the direction of an edge that generates interrupt requests of the $\overline{\text{IRQ3}}$ and pins.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 | — | 0 | — | Reserved This bit is always read as 0. |
| 6 to 4 | — | All 1 | — | Reserved These bits are always read as 1. |
| 3 | IEG3 | 0 | R/W | IRQ3 Edge Select 0: Falling edge of $\overline{\text{IRQ3}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ3}}$ pin input is detected |
| 2, 1 | — | All 0 | — | Reserved These bits are always read as 0. |
| 0 | IEG0 | 0 | R/W | IRQ0 Edge Select 0: Falling edge of $\overline{\text{IRQ0}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ0}}$ pin input is detected |

0: Falling edge of $\overline{WKP5}$ (ADTRG) pin input is 0.
 1: Rising edge of $\overline{WKP5}$ (ADTRG) pin input is 1.

| | | | | |
|--------|---|-------|---|----------|
| 4 to 0 | — | All 0 | — | Reserved |
|--------|---|-------|---|----------|

These bits are always read as 0.

3.2.3 Interrupt Enable Register 1 (IENR1)

IENR1 enables direct transition interrupts and external pin interrupts.

| Bit | Bit Name | Initial Value | R/W | Description |
|------|----------|---------------|-----|---|
| 7 | IENDT | 0 | R/W | Direct Transfer Interrupt Enable When this bit is set to 1, direct transition interrupt requests are enabled. |
| 6 | — | 0 | — | Reserved This bit is always read as 0. |
| 5 | IENWP | 0 | R/W | Wakeup Interrupt Enable This bit is an enable bit of the $\overline{WKP5}$ pin. When set to 1, interrupt requests are enabled. |
| 4 | — | 1 | — | Reserved This bit is always read as 1. |
| 3 | IEN3 | 0 | R/W | IRQ3 Interrupt Enable When this bit is set to 1, interrupt requests of the pin are enabled. |
| 2, 1 | — | All 0 | — | Reserved These bits are always read as 0. |

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 | — | 0 | — | Reserved This bit is always read as 0. |
| 6 | — | 0 | R/W | Reserved Although this bit is readable/writable, it should be set to 1. |
| 5 | IENB1 | 0 | R/W | Timer B1 Interrupt Enable When this bit is set to 1, overflow interrupt requests for timer B1 are enabled. |
| 4 to 0 | — | All 1 | — | Reserved These bits are always read as 1. |

When disabling interrupts by clearing bits in an interrupt enable register, or when clearing an interrupt flag register, always do so while interrupts are masked ($I = 1$). If the above operations are performed while $I = 0$, and as a result a conflict arises between the clear instruction and an interrupt request, exception handling for the interrupt will be executed after the clear instruction has been executed.

| | | | | | |
|------|-------|-------|-----|-----------------------------|---|
| | | | | [Clearing condition] | <ul style="list-style-type: none"> When IRRDT is cleared by writing 0 |
| 6 | — | 0 | — | Reserved | This bit is always read as 0. |
| 5, 4 | — | All 1 | — | Reserved | These bits are always read as 1. |
| 3 | IRRI3 | 0 | R/W | IRQ3 Interrupt Request Flag | [Setting condition] <ul style="list-style-type: none"> When $\overline{IRQ3}$ pin is designated for interrupt input, the designated signal edge is detected [Clearing condition] <ul style="list-style-type: none"> When IRRI3 is cleared by writing 0 |
| 2, 1 | — | All 0 | — | Reserved | These bits are always read as 0. |
| 0 | IRRI0 | 0 | R/W | IRQ0 Interrupt Request Flag | [Setting condition] <ul style="list-style-type: none"> When $\overline{IRQ0}$ pin is designated for interrupt input, the designated signal edge is detected [Clearing condition] <ul style="list-style-type: none"> When IRRIO is cleared by writing 0 |

[Setting condition]

- When timer B1 overflows

[Clearing condition]

- When IRRTB1 is cleared by writing 0

| | | | | |
|--------|---|-------|---|----------|
| 4 to 0 | — | All 1 | — | Reserved |
|--------|---|-------|---|----------|

These bits are always read as 1.

3.2.7 Wakeup Interrupt Flag Register (IWPR)

IWPR is a status flag register for $\overline{WKP5}$ interrupt requests.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|--|
| 7, 6 | — | All 1 | — | Reserved These bits are always read as 1. |
| 5 | IWPF5 | 0 | R/W | WKP5 Interrupt Request Flag [Setting condition] <ul style="list-style-type: none">• When $\overline{WKP5}$ pin is designated for interrupt the designated signal edge is detected. [Clearing condition] <ul style="list-style-type: none">• When IWPF5 is cleared by writing 0 |
| 4 to 0 | — | All 0 | — | Reserved These bits are always read as 0. |

1. Set the I bit in the condition code register (CCR) to 1.
2. The CPU generates a reset exception handling vector address (from H'0000 to H'000F). The data in that address is sent to the program counter (PC) as the start address, and program execution starts from that address.

(2) IRQ3 and IRQ0 Interrupts

IRQ3 and IRQ0 interrupts are requested by input signals to the $\overline{\text{IRQ3}}$ and $\overline{\text{IRQ0}}$ pins. These interrupts are given different vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of the IEG3 and IEG0 bits in IENR1.

When the $\overline{\text{IRQ3}}$ and $\overline{\text{IRQ0}}$ pins are designated for interrupt input in PMR1 and the designated signal edge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by setting the IEN3 and IEN0 bits in IENR1.

(3) WKP Interrupt

WKP interrupt is requested by an input signal to the $\overline{\text{WKP5}}$ pin. This interrupt is detected by either rising edge sensing or falling edge sensing, depending on the setting of the WPEG5 bit in IENR1.

When the $\overline{\text{WKP5}}$ pin is designated for interrupt input in PMR5 and the designated signal edge is input, the corresponding bit in IWPR is set to 1, requesting the CPU of an interrupt. This interrupt can be masked by setting the IENWP bit in IENR1.





Figure 3.1 Reset Sequence

3.4.2 Internal Interrupts

Each on-chip peripheral module has a flag to show the interrupt request status and the enable or disable the interrupt. For direct transfer interrupt requests generated by executing SLEEP instruction, this function is included in IRR1 and IENR1.

When an on-chip peripheral module requests an interrupt, the corresponding interrupt request status flag is set to 1, requesting the CPU of an interrupt. When this interrupt is accepted, it is set to 1 in CCR. These interrupts can be masked by writing 0 to clear the corresponding bit.

3. The CPU accepts the NMI or address break without depending on the I bit value. Other interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1, the interrupt request is held pending.
4. If the CPU accepts the interrupt after processing of the current instruction is completed, interrupt exception handling will begin. First, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.2. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
5. Then, the I bit of CCR is set to 1, masking further interrupts excluding the NMI and address break. Upon return from interrupt handling, the values of I bit and other bits in CCR are restored and returned to the values prior to the start of interrupt exception handling.
6. Next, the CPU generates the vector address corresponding to the accepted interrupt, transfers the address to PC as a start address of the interrupt handling-routine. Then the CPU starts executing from the address indicated in PC.



- (1) Reset exception handling vector address (H'0000)
- (2) Program start address
- (3) Initial program instruction

Figure 3.2 Stack Status after Exception Handling

| | |
|---------------------|---|
| Vector fetch | 4 |
| Instruction fetch | 4 |
| Internal processing | 4 |

Note: * EEPMOV instruction is not included.




Figure 3.3 Interrupt Sequence

When word data is accessed, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save and restore register values.

3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins, $\overline{\text{IRQ0}}$, and $\overline{\text{WKP5}}$, the interrupt request flag may be set to 1.

When switching a pin function, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0.

Figure 3.4 shows a port mode register setting and interrupt request flag clearing procedure.





Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure



[Legend]
 BARH, BARL: Break address register
 BDRH, BDRL: Break data register
 ABRKCR: Address break control register
 ABRKSR: Address break status register

Figure 4.1 Block Diagram of Address Break

ABRKCR sets address break conditions.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|--|
| 7 | RTINTE | 1 | R/W | RTE Interrupt Enable When this bit is 0, the interrupt immediately after executing RTE is masked and then one instruction be executed. When this bit is 1, the interrupt is not masked. |
| 6 | CSEL1 | 0 | R/W | Condition Select 1 and 0 |
| 5 | CSEL0 | 0 | R/W | These bits set address break conditions. 00: Instruction execution cycle 01: CPU data read cycle 10: CPU data write cycle 11: CPU data read/write cycle |
| 4 | ACMP2 | 0 | R/W | Address Compare Condition Select 2 to 0 |
| 3 | ACMP1 | 0 | R/W | These bits comparison condition between the address in BAR and the internal address bus. |
| 2 | ACMP0 | 0 | R/W | 000: Compares 16-bit addresses 001: Compares upper 12-bit addresses 010: Compares upper 8-bit addresses 011: Compares upper 4-bit addresses 1XX: Reserved (setting prohibited) |

[Legend]

X: Don't care

When an address break is set in the data read cycle or data write cycle, the data bus used depend on the combination of the byte/word access and address. Table 4.1 shows the access data bus used. When an I/O register space with an 8-bit data bus width is accessed in word access, a byte access is generated twice. For details on data widths of each register, see section 19.1.2 Register Addresses (Address Order).

Table 4.1 Access and Data Bus Used

| | Word Access | | Byte Access | |
|---|--------------|--------------|--------------|--------------|
| | Even Address | Odd Address | Even Address | Odd Address |
| ROM space | Upper 8 bits | Lower 8 bits | Upper 8 bits | Upper 8 bits |
| RAM space | Upper 8 bits | Lower 8 bits | Upper 8 bits | Upper 8 bits |
| I/O register with 8-bit data bus width | Upper 8 bits | Upper 8 bits | Upper 8 bits | Upper 8 bits |
| I/O register with 16-bit data bus width | Upper 8 bits | Lower 8 bits | — | — |

| | | | | |
|--------|------|-------|-----|---|
| 6 | ABIE | 0 | R/W | Address Break Interrupt Enable When this bit is 1, an address break interrupt rec enabled. |
| 5 to 0 | — | All 1 | — | Reserved These bits are always read as 1. |

4.1.3 Break Address Registers (BARH, BARL)

BARH and BARL are 16-bit read/write registers that set the address for generating an address break interrupt. When setting the address break condition to the instruction execution cycle, the register sets the first byte address of the instruction. The initial value of this register is H'FFFF.

4.1.4 Break Data Registers (BDRH, BDRL)

BDRH and BDRL are 16-bit read/write registers that set the data for generating an address break interrupt. BDRH is compared with the upper 8-bit data bus. BDRL is compared with the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus is used for even and odd addresses in the data transmission. Therefore, comparison data must be set for byte access. For word access, the data bus used depends on the address. See section 4.1.2 Address Break Control Register (ABRKCR), for details. The initial value of this register is undefined.

Register setting

- ABRKCR = H'80
- BAR = H'025A

Program

```

0258  NOP
* 025A  NOP
025C  MOV.W @H'025A,R0
0260  NOP
0262  NOP
:      :
    
```

Underline indicates the address to be stacked.




Figure 4.2 Address Break Interrupt Operation Example (1)




Figure 4.2 Address Break Interrupt Operation Example (2)




Figure 5.1 Block Diagram of Clock Pulse Generators

The system clock (ϕ) is a basic clock on which the CPU and on-chip peripheral modules operate. The system clock is divided into $\phi/2$ to $\phi/8192$ by prescaler S and the divided clocks are sent to respective peripheral modules.

- Users can adjust the on-chip oscillation frequency by rewriting the trimming registers.
- Interrupt can be requested to the CPU when the system clock is changed from the external clock to the on-chip oscillator clock.

RCCR controls the on-chip oscillator.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|--|
| 7 | RCSTP | 0 | R/W | On-chip Oscillator Standby The internal on-chip oscillator standby state is set by setting this bit to 1. |
| 6 | FSEL | 0 | R/W | Frequency Select for On-chip Oscillator 0: 8MHz 1: 10MHz |
| 5 | VCLSEL | 0 | R/W | Power Supply Select for On-chip Oscillator 0: Selects VBGR 1: Selects VCL When VCL is selected, the accuracy of the on-chip oscillator frequency cannot be guaranteed. |
| 4 to 2 | — | All 0 | — | Reserved These bits are always read as 0. |
| 1 | RCPSC1 | 0 | R/W | Division Ratio Select for On-chip Oscillator |
| 0 | RCPSC0 | 0 | R/W | The division ratio of R_{osc} changes right after setting this bit. These bits can be written to only when the CKS and CKCSR is 0. 0X: R_{osc} (not divided) 10: $R_{osc}/2$ 11: $R_{osc}/4$ |

Bits 5 and 4 can be written to when this bit is set

[Setting condition]

- When writing 0 to the WRI bit and writing 1 to the PRWE bit

[Clearing conditions]

- Reset
- When writing 0 to the WRI bit and writing 0 to the PRWE bit

| | | | | |
|---|--------|---|-----|----------------------------------|
| 5 | LOCKDW | 0 | R/W | Trimming Data Register Lock Down |
|---|--------|---|-----|----------------------------------|

The RC trimming data register (RCTRMDR) cannot be written to when this bit is set to 1. Once this bit is set to 1, this register cannot be written to until a reset is performed. If 0 is written to this bit.

[Setting condition]

- When writing 0 to the WRI bit and writing 1 to the LOCKDW bit while the PRWE bit is 1

[Clearing condition]

- Reset

- When writing 0 to the WRI bit and writing 1 to the TRMDRWE bit while the PRWE bit is 1

| | | | | |
|---------------------------------|---|-------|---|----------|
| 3 to 0 | — | All 1 | — | Reserved |
| These bits are always read as 1 | | | | |

5.2.3 RC Trimming Data Register (RCTRMDR)

RCTRMDR stores the trimming data of the on-chip oscillator frequency.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|--|
| 7 | TRMD7 | (0)* | R/W | Trimming Data |
| 6 | TRMD6 | (0)* | R/W | In the flash memory version, the trimming data from the flash memory to this register right after power-up. These bits are always read as undefined value. |
| 5 | TRMD5 | (0)* | R/W | |
| 4 | TRMD4 | (0)* | R/W | As for the masked ROM version, the on-chip oscillator frequency can be trimmed by rewriting these bits. The on-chip oscillator frequency generated in the on-chip oscillator chip right after rewriting these bits. These bits are in the range of H'00 to H'FF. |
| 3 | TRMD3 | (0)* | R/W | |
| 2 | TRMD2 | (0)* | R/W | |
| 1 | TRMD1 | 0 | R | Frequency variation is expressed as follows (the sign bit is a sign bit): (Min.) H'80 ← H'FC ← H'00 → H'04 → H'7C (Max.) |
| 0 | TRMD0 | 0 | R | |

Note: * The initial value differs from product to product in the flash memory version.

| | | | | | | | |
|---|--------|---|-----|---|---|------|-----------------------|
| | | | | 0 | 1 | I/O | OSC1 (external clock) |
| | | | | 1 | 1 | OSC2 | OSC1 |
| 5 | — | 0 | R/W | Reserved | | | |
| | | | | Although this bit is readable/writable, it should not be set to 1. | | | |
| 4 | OSCSEL | 0 | R/W | LSI Operation Clock Select | | | |
| | | | | This bit forcibly selects the system clock of this LSI. | | | |
| | | | | 0: Selects the on-chip oscillator clock as the system clock. | | | |
| | | | | 1: Selects the external clock as the system clock. | | | |
| 3 | CKSWIE | 0 | R/W | Clock Switch Interrupt Enable | | | |
| | | | | Setting this bit to 1 enables the clock switch interrupt request. | | | |
| 2 | CKSWIF | 0 | R/W | Clock Switch Interrupt Request Flag | | | |
| | | | | [Setting condition] | | | |
| | | | | <ul style="list-style-type: none"> When the external clock is switched to the on-chip oscillator clock | | | |
| | | | | [Clearing condition] | | | |
| | | | | <ul style="list-style-type: none"> When writing 0 after reading 1 | | | |
| 1 | — | 1 | R | Reserved | | | |
| | | | | This bit is always read as 1. | | | |
| 0 | CKSTA | 0 | R | LSI Operating Clock Status | | | |
| | | | | 0: This LSI operates on on-chip oscillator clock. | | | |
| | | | | 1: This LSI operates on external clock. | | | |





Figure 5.2 State Transition of System Clock



settles. The correspondence between $Nwait$ and $Nstby$ which is the number of wait cycles for oscillation settling, and $Nstby$, which is the number of cycles for oscillation settling when returning from standby mode, is as follows:
 $Nstby \leq Nwait \leq 2 \times Nstby$
 $Nstby$ is set by bits STS 2 to 0 in SYSCR1. For details, see section 6.1.1, System Control Register 1 (SYSCR1).
 [3] While the system is waiting for the external oscillation settling, this LSI is not halted but continues to operate on the on-chip oscillator. Read the value of the CKSTA bit in CKCSR to ensure that the system clocks are switched

Figure 5.3 Flowchart of Clock Switching On-chip Oscillator Clock to External Clock (1)





Figure 5.4 Flowchart of Clock Switching External Clock to On-chip Oscillator Clock (2)




[Legend]

- ϕ_{OSC} : External clock
- ϕ_{RC} : On-chip oscillator clock
- ϕ : System clock
- OSCSEL: Bit 4 in CKCSR
- PHISTOP: System clock stop control signal
- CKSTA: Bit 0 in CKCSR

Note: * The ϕ halt duration is the duration from the timing when the ϕ clock stops to the first rising edge of the ϕ_{OSC} clock after six clock cycles of the ϕ_{RC} clock have elapsed.

Figure 5.5 Timing Chart of Switching On-chip Oscillator Clock to External C




[Legend]

- ϕ OSC: External clock
- ϕ RC: On-chip oscillator clock
- ϕ : System clock
- OSCSEL: Bit 4 in CKCSR
- PHISTOP: System clock stop control signal
- CKSTA: Bit 0 in CKCSR
- CKSWIF: Bit 2 in CKCSR

Note: * The ϕ halt duration is the duration from the timing when the ϕ clock stops to the seventh rising edge of the ϕ RC clock.

Figure 5.6 Timing Chart to Switch External Clock to On-chip Oscillator Clock



Note: * Comparing the difference between the measured frequency and the desired frequency, individual bits of RCTRMDR are decided from the MSB bit by bit.

Figure 5.7 Example of Trimming Flow for On-chip Oscillator Frequency

Figure 5.8 Timing Chart of Trimming of On-chip Oscillator Frequency

The on-chip oscillator frequency is gained by the expression below. Since the input-capture is sampled by the ϕ_{RC} clock, the calculated result may include a sampling error of ± 1 cycle ϕ_{RC} clock.

$$\phi_{RC} = \frac{(M + \alpha) - M}{t_A} \quad (\text{MHz})$$

ϕ_{RC} : Frequency of on-chip oscillator (MHz)
 t_A : Period of reference clock (μs)
M: Timer W counter value

crystal resonator should be used. Figure 5.12 shows the equivalent circuit of a crystal resonator having the characteristics given in table 5.1 should be used.




Figure 5.9 Example of Connection to Crystal Resonator




Figure 5.10 Equivalent Circuit of Crystal Resonator

Table 5.1 Crystal Resonator Parameters

| Frequency (MHz) | 2 | 4 | 8 | 10 | 12 |
|-----------------|--------------|--------------|-------------|-------------|-------------|
| R_s (Max.) | 500 Ω | 120 Ω | 80 Ω | 60 Ω | 50 Ω |
| C_0 (Max.) | 70 pF | | | | |

5.5.3 External Clock Input Method

To use the external clock, input the external clock on pin OSC1. Figure 5.12 shows an example connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.12 Example of External Clock Input

5.6 Prescaler

5.6.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. The outputs, divided clocks, are used as internal clocks by the on-chip peripheral modules. Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state. In standby and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000. It cannot be read from or written to by the CPU.

The outputs from prescaler S is shared by the on-chip peripheral modules. The division ratio can be set separately for each on-chip peripheral module. In active mode and sleep mode, the input to prescaler S is a system clock with the division ratio specified by bits MA2 to MA0 of SYSCR2.

5.7.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors close as possible to pins OSC1 and OSC2. Other signal lines should be routed away from oscillator circuit to prevent induction from interfering with correct oscillation (see figure




Figure 5.13 Example of Incorrect Board Design

- Sleep mode
The CPU halts. On-chip peripheral modules are operable on the system clock.
- Standby mode
The CPU and all on-chip peripheral modules halt.
- Subsleep mode
The CPU and all on-chip peripheral modules halt. I/O ports keep the same states as before transition.
- Module standby function
Independent of the above modes, power consumption can be reduced by halting on-chip peripheral modules that are not used in module units.

6.1 Register Descriptions

The registers related to power-down modes are listed below.

- System control register 1 (SYSCR1)
- System control register 2 (SYSCR2)
- Module standby control register 1 (MSTCR1)
- Module standby control register 2 (MSTCR2)

1. Shifts to standby mode.

For details, see table 6.2.

| | | | | |
|--------|------|-------|-----|--|
| 6 | STS2 | 0 | R/W | Standby Timer Select 2 to 0 |
| 5 | STS1 | 0 | R/W | These bits set the wait time from when the system oscillator starts functioning until the clock is supplied after shifting from standby mode, to active mode or sleep mode. During the wait time, this LSI automatically switches the on-chip oscillator clock as its system clock and sets the number of wait states. Select a wait time of 60 ns (oscillation stabilization time) or longer, depending on the operating frequency. Table 6.1 shows the relationship between the STS2 to STS0 values and the wait time. When using an external clock, set the wait time to 100 μs or longer in the F-ZTAT version. In the mROM version, the minimum value (STS2 = STS1 = STS0 = 1) is recommended. These bits also set the wait states for external oscillator stabilization when system clock is switched from on-chip oscillator clock to the external clock by user software. The relationship between Nwait (number of wait states for oscillation stabilization) and Nstby (number of wait states for recovering to the standby mode) is as follows: $Nstby \leq Nwait \leq 2 \times Nstby$ |
| 4 | STS0 | 0 | R/W | |
| 3 to 0 | — | All 0 | — | |

| | | | | | | | | |
|---|---|---|------------|------|------|------|------|------|
| 1 | 1 | 0 | 128 states | 0.01 | 0.02 | 0.03 | 0.03 | 0.05 |
| 1 | 1 | 1 | 16 states | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 |

Notes: 1. Time unit is ms.

2. The on-chip oscillator clock counts the wait states, even when the external clock is used as system clock.

| | | | | |
|------|------|-------|-----|--|
| | | | | This bit is always read as 0. |
| 5 | DTON | 0 | R/W | Direct Transfer on Flag This bit specifies the mode to be entered after exiting the SLEEP instruction, as well as the SSBY bit in SYSCR1. For details, see table 6.2. |
| 4 | MA2 | 0 | R/W | Active Mode Clock Select 2 to 0 |
| 3 | MA1 | 0 | R/W | These bits select the operating clock frequency in active and sleep modes. The operating clock frequency changes to the set frequency after the SLEEP instruction is executed. |
| 2 | MA0 | 0 | R/W | |
| | | | | 0XX: ϕ 100: $\phi/8$ 101: $\phi/16$ 110: $\phi/32$ 111: $\phi/64$ |
| 1, 0 | — | All 0 | — | Reserved These bits are always read as 0. |

[Legend]

X: Don't care


| | | | | |
|---|-------|---|-----|--|
| 5 | MSTS3 | 0 | R/W | SCI3 Module Standby SCI3 enters standby mode when this bit is set to 1. |
| 4 | MSTAD | 0 | R/W | A/D Converter Module Standby A/D converter enters standby mode when this bit is set to 1. |
| 3 | MSTWD | 0 | R/W | Watchdog Timer Module Standby Watchdog timer enters standby mode when this bit is set to 1. (When the internal oscillator is selected for the watchdog timer clock, the watchdog timer operates regardless of the setting of this bit.) |
| 2 | MSTTW | 0 | R/W | Timer W Module Standby Timer W enters standby mode when this bit is set to 1. |
| 1 | MSTTV | 0 | R/W | Timer V Module Standby Timer V enters standby mode when this bit is set to 1. |
| 0 | — | 0 | — | Reserved This bit is always read as 0. |

3 to 0 —

All 0 —

Reserved

These bits are always read as 0.



- Notes:
1. To make a transition to another mode by an interrupt, make sure interrupt handling is after the interrupt is accepted.
 2. Details on the mode transition conditions are given in table 6.2.

Figure 6.1 Mode Transition Diagram

Note: When a state transition is performed while SM02E is 1, timer V, SCI3, and the converter are reset, and all registers are set to their initial values. To use these functions after entering active mode, reset the registers.

Table 6.3 Internal State in Each Operating Mode

| Function | | Active Mode | Sleep Mode | Subsleep Mode | Standby Mode |
|-------------------------|----------------|-------------|-------------|---|--|
| System clock oscillator | | Functioning | Functioning | Halted | Halted |
| CPU operations | Instructions | Functioning | Halted | Halted | Halted |
| | Registers | Functioning | Retained | Retained | Retained |
| RAM | | Functioning | Retained | Retained | Retained |
| IO ports | | Functioning | Retained | Retained | Register content retained, but output high-impedance |
| External interrupts | IRQ3, IRQ0 | Functioning | Functioning | Functioning | Functioning |
| | WKP5 | Functioning | Functioning | Functioning | Functioning |
| Peripheral modules | Timer B1 | Functioning | Functioning | Retained | Retained |
| | Timer V | Functioning | Functioning | Reset | Reset |
| | Timer W | Functioning | Functioning | Retained | Retained |
| | Watchdog timer | Functioning | Functioning | Retained (Functioning if the internal oscillator is as a count clock.) | |
| | SCI3 | Functioning | Functioning | Reset | Reset |
| | IIC2 | Functioning | Functioning | Retained | Retained |
| | A/D converter | Functioning | Functioning | Reset | Reset |
| | LVD | Functioning | Functioning | Functioning | Functioning |

In standby mode, the system clock oscillator is halted, and operation of the CPU and on-chip peripheral modules is halted. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the on-chip oscillator starts functioning. The external oscillator also starts functioning when used. After the time set by the STS2 to STS0 bits in SYSCR1 has elapsed, standby mode is cleared and the CPU starts interrupt exception handling. Standby mode is not cleared if the I bit in the condition code register (CCR) is set to 1 or the requested interrupt is disabled by the interrupt enable bit.

When the $\overline{\text{RES}}$ pin is driven low in standby mode, the on-chip oscillator starts functioning and the system clock is supplied to the entire chip as soon as the on-chip oscillator starts functioning. The $\overline{\text{RES}}$ pin must be kept low for the rated period. On driving the $\overline{\text{RES}}$ pin high, after the oscillator stabilization time set by the power-on reset circuit has elapsed, the internal reset signal is generated and the CPU starts reset exception handling.

register (CCR) is set to 1 or the requested interrupt is disabled by the interrupt enable bit.

When the $\overline{\text{RES}}$ pin is driven low in subsleep mode, the on-chip oscillator starts functioning and the system clock is supplied to the entire chip as soon as the on-chip oscillator starts functioning. The $\overline{\text{RES}}$ pin must be kept low for the rated period. On driving the $\overline{\text{RES}}$ pin high, after the oscillator stabilization time set by the power-on reset circuit has elapsed, the internal reset signal is cleared and the CPU starts reset exception handling.

6.3 Operating Frequency in Active Mode

Operation in active mode is clocked at the frequency designated by the MA2 to MA0 bits in SYSCR2. The operating frequency changes to the set frequency after SLEEP instruction execution.

6.4 Direct Transition

The CPU can execute programs in active mode. The operating frequency can be changed by making a transition directly from active mode to active mode. A direct transition can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. If the direct transition interrupt is disabled by the interrupt enable register 1, a transition is made instead to sleep mode or subsleep mode. Note that if a direct transition is attempted while the I bit in condition code register (CCR) is set to 1, sleep mode or subsleep mode will be entered though that mode will be cleared by means of an interrupt.

- The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
 - On-board programming/erasing can be done in boot mode, in which the boot program into the chip is started to erase or program of the entire flash memory. In normal program mode, individual blocks can be erased or programmed.
- Automatic bit rate adjustment
 - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to the transfer bit rate of the host.
- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing.

7.1 Block Configuration

Figure 7.1 shows the block configuration of 12-kbyte flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The memory is divided into 1 kbyte \times 4 blocks and 4 kbytes \times 2 blocks. Erasing is performed in 12-kbyte units. Programming is performed in 64-byte units starting from an address with lower eight bits H'00, H'40, H'80, or H'C0.

| | | | | | |
|------------|--------|--------|--------|--------------------------------|--------|
| | H'0800 | H'0801 | H'0802 | ← Programming unit: 64 bytes → | H'083F |
| Erase unit | H'0840 | H'0841 | H'0842 | | H'087F |
| 1 kbyte | | | | | |
| | H'0BC0 | H'0BC1 | H'0BC2 | | H'0BFF |
| | H'0C00 | H'0C01 | H'0C02 | ← Programming unit: 64 bytes → | H'0C3F |
| Erase unit | H'0C40 | H'0C41 | H'0C42 | | H'0C7F |
| 1 kbyte | | | | | |
| | H'0FC0 | H'0FC1 | H'0FC2 | | H'0FFF |
| | H'1000 | H'1001 | H'1002 | ← Programming unit: 64 bytes → | H'103F |
| Erase unit | H'1040 | H'1041 | H'1042 | | H'107F |
| 4 kbytes | | | | | |
| | H'1FC0 | H'1FC1 | H'1FC2 | | H'1FFF |
| | H'2000 | H'2001 | H'2002 | ← Programming unit: 64 bytes → | H'203F |
| Erase unit | H'2040 | H'2041 | H'2042 | | H'207F |
| 4 kbytes | | | | | |
| | H'2FC0 | H'2FC1 | H'2FC2 | | H'2FFF |

Figure 7.1 Flash Memory Block Configuration

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 7 Memory Programming/Erasing.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|---|
| 7 | — | 0 | — | Reserved This bit is always read as 0. |
| 6 | SWE | 0 | R/W | Software Write Enable When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 register bits and all EBR1 bits must be set. |
| 5 | ESU | 0 | R/W | Erase Setup When this bit is set to 1, the flash memory changes to the erase setup state. When it is cleared to 0, the erase setup state is cancelled. Set this bit to 1 before setting the EV bit to 1 in FLMCR1. |
| 4 | PSU | 0 | R/W | Program Setup When this bit is set to 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P bit in FLMCR1. |
| 3 | EV | 0 | R/W | Erase-Verify When this bit is set to 1, the flash memory changes to the erase-verify mode. When it is cleared to 0, the erase-verify mode is cancelled. |

When this bit is set to 1 while SWE = 1 and PSU flash memory changes to program mode. When cleared to 0, program mode is cancelled.

7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|--|
| 7 | FLEP | 0 | R | Flash Memory Error Indicates that an error has occurred during an operation on flash memory (programming or erasing). When this bit is set to 1, flash memory goes to the error-protected state. See section 7.5.3, Error Protection, for details. |
| 6 to 0 | — | All 0 | — | Reserved These bits are always read as 0. |

| | | | | |
|---|-----|---|-----|---|
| 5 | EB5 | 0 | R/W | When this bit is set to 1, 4 kbytes of H'2000 to H'2003 |
| 4 | EB4 | 0 | R/W | When this bit is set to 1, 4 kbytes of H'1000 to H'1003 |
| 3 | EB3 | 0 | R/W | When this bit is set to 1, 1 kbyte of H'0C00 to H'0C03 |
| 2 | EB2 | 0 | R/W | When this bit is set to 1, 1 kbyte of H'0800 to H'0803 |
| 1 | EB1 | 0 | R/W | When this bit is set to 1, 1 kbyte of H'0400 to H'0403 |
| 0 | EB0 | 0 | R/W | When this bit is set to 1, 1 kbyte of H'0000 to H'0003 |

7.2.4 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers FLMCR1, FLMCR2, and EBR1.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|--|
| 7 | FLSHE | 0 | R/W | Flash Memory Control Register Enable Flash memory control registers can be accessed when this bit is set to 1. Flash memory control registers cannot be accessed when this bit is set to 0. |
| 6 to 0 | — | All 0 | — | Reserved These bits are always read as 0. |

This can be used for programming initial values in the on-board state or for a forcible return to user program mode. Programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase program prepared by the user.

Table 7.1 Setting Programming Modes

| TEST | $\overline{\text{NMI}}$ | E10T_0 | LSI State after Reset End |
|-------------|---|---------------|----------------------------------|
| 0 | 1 | X | User mode |
| 0 | 0 | 1 | Boot mode |

[Legend]

X: Don't care


7.3.1 Boot Mode

Table 7.2 shows the boot mode operations between reset end and branching to the program control program.

1. When boot mode is used, the flash memory programming control program must be prepared on the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data bit, and no parity.

the bit rates of the host and the chip. To operate the SCI properly, set the host's transmit and system clock frequency of this LSI within the ranges listed in table 7.3.

5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area 0xH'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
6. Before branching to the programming control program, the chip terminates transfer of data by SCI3 (by clearing the RE and TE bits in SCR3 to 0), however the adjusted bit rate remains set in BRR. Therefore, the programming control program can still use it for reading or writing data or verify data with the host. The TxD pin is high (PCR22 = 1, P22 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, wait at least 20 states, and then setting the TEST pin and $\overline{\text{NMI}}$ pin. Boot mode is also cleared if a WDT overflow occurs.
8. Do not change the TEST pin and $\overline{\text{NMI}}$ pin input levels in boot mode.






Figure 7.2 Programming/Erasing Flowchart Example in User Program Mode

7.4.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart in figure 7.3 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
2. Programming should be carried out 64 bytes at a time. A 64-byte data transfer must be performed even if writing fewer than 64 bytes. In this case, H'FF data must be written to the extra addresses.
3. Prepare the following data storage areas in RAM: A 64-byte programming data area, a reprogramming data area, and a 64-byte additional-programming data area. Perform the reprogramming data computation according to table 7.4, and additional programming data computation according to table 7.5.
4. Consecutively transfer 64 bytes of data in byte units from the reprogramming data area and the additional-programming data area to the flash memory. The program address and 64 bytes of data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00, H'40, H'80, or H'C0.
5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows the allowable programming times.
6. The watchdog timer (WDT) is set to prevent overprogramming due to program running. An overflow cycle of approximately 6.6 ms is allowed.
7. For a dummy write to a verify address, write 1-byte data H'FF to an even address. Verify data can be read in words from the address to which a dummy write was performed.
8. The maximum number of repetitions of the program/program-verify sequence of the address is 1,000.




Figure 7.3 Program/Program-Verify Flowchart

| Reprogram Data | Verify Data | Additional Program Data | Comments |
|----------------|-------------|-------------------------|---------------------|
| 0 | 0 | 0 | Additional-program |
| 0 | 1 | 1 | No additional progr |
| 1 | 0 | 1 | No additional progr |
| 1 | 1 | 1 | No additional progr |

Table 7.6 Programming Time

| n (Number of Writes) | Programming Time | In Additional Programming | Comments |
|-------------------------|------------------|---------------------------|----------|
| 1 to 6 | 30 | 10 | |
| 7 to 1,000 | 200 | — | |


Note: Time shown in μ s.

7.4.2 Erase/Erase-Verify

When erasing flash memory, the erase/erase-verify flowchart shown in figure 7.4 should be followed.

1. Prewriting (setting erase block data to all 0s) is not necessary.
2. Erasing is performed in block units. Make only a single-bit specification in the erase register (EBR1). To erase multiple blocks, each block must be erased in turn.
3. The time during which the E bit is set to 1 is the flash memory erase time.
4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, and an overflow cycle of approximately 19.8 ms is allowed.
5. For a dummy write to a verify address, write 1-byte data H'FF to an even address. Verify data can be read in words from the address to which a dummy write was performed.

2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
3. If an interrupt occurs during boot program execution, normal boot mode sequence can be carried out.



Notes: 1. The RTS instruction must not be used during a period between dummy writing of H'FF to a verify address and verify data reading.
 2. When WDT is in use, disable it once.

Figure 7.4 Erase/Erase-Verify Flowchart

unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the case of during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the AC Characteristics section.

7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to erase protection is set for all blocks.

7.5.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

| | | | |
|--------------------|--------------------|-----------|------------------|
| Masked ROM version | H8/36912, H8/36902 | 512 bytes | H'FD80 to H'FF7F |
| | H8/36911, H8/36901 | 256 bytes | H'FE80 to H'FF7F |
| | H8/36900 | 256 bytes | H'FE80 to H'FF7F |

Note: * When the E7 or E8 is used, area H'F980 to H'FD7F must not be accessed.

units. For functions in each port, see appendix B.1, I/O Port Block Diagrams. For the external bit manipulation instructions to the port control register and port data register, see section 9.1.2, Bit Manipulation Instruction.

9.1 Port 1

Port 1 is a general I/O port also functioning as an IRQ interrupt input pin and timer V input pin. Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)

| | | | | |
|------|------|-------|-----|---|
| 6, 5 | — | All 0 | — | Reserved These bits are always read as 0. |
| 4 | IRQ0 | 0 | R/W | P14/ $\overline{\text{IRQ0}}$ Pin Function Switch Selects whether pin P14/ $\overline{\text{IRQ0}}$ is used as P14 or $\overline{\text{IRQ0}}$. 0: General I/O port 1: $\overline{\text{IRQ0}}$ input pin |
| 3, 2 | — | All 0 | — | Reserved These bits are always read as 0. |
| 1 | TXD | 0 | R/W | P22/TXD Pin Function Switch Selects whether pin P22/TXD is used as P22 or TXD. 0: General I/O port 1: TXD output pin |
| 0 | — | 0 | — | Reserved This bit is always read as 0. |

| | | | |
|---|---|---|---|
| 3 | — | — | — |
| 2 | — | — | — |
| 1 | — | — | — |
| 0 | — | — | — |

9.1.3 Port Data Register 1 (PDR1)

PDR1 is a general I/O port data register of port 1.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|---|
| 7 | P17 | 0 | R/W | These bits store output data for port 1 pins. |
| 6 | — | 1 | — | If PDR1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read. If PDR1 is read while PCR1 bits are cleared to 0, the pin states are read regardless of the value stored in PDR1. |
| 5 | — | 1 | — | |
| 4 | P14 | 0 | R/W | Bits 6, 5, and 3 to 0 are reserved. These bits are read as 1. |
| 3 | — | 1 | — | |
| 2 | — | 1 | — | |
| 1 | — | 1 | — | |
| 0 | — | 1 | — | |

| | | | | |
|---|---|---|---|------------|
| 3 | — | 1 | — | read as 1. |
| 2 | — | 1 | — | |
| 1 | — | 1 | — | |
| 0 | — | 1 | — | |

9.1.5 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P17/IRQ3/TRGV pin

| Register | PMR1 | PCR1 | |
|-----------------|------|-------|---|
| Bit Name | IRQ3 | PCR17 | Pin Function |
| Setting value 0 | | 0 | P17 input pin |
| | | 1 | P17 output pin |
| | 1 | X | $\overline{\text{IRQ3}}$ input/TRGV input pin |

[Legend]

X: Don't care

9.2 Port 2

Port 2 is a general I/O port also functioning as a SCI3 I/O pin. Each pin of the port 2 is shown in figure 9.2. The register settings of PMR1 and SCI3 have priority for functions of the pins when they are used.




Figure 9.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)

9.2.2 Port Data Register 2 (PDR2)

PDR2 is a general I/O port data register of port 2.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 to 3 | — | All 1 | — | Reserved These bits are always read as 1. |
| 2 | P22 | 0 | R/W | These bits store output data for port 2 pins. |
| 1 | P21 | 0 | R/W | If PDR2 is read while PCR2 bits are set to 1, the value stored in PDR2 is read. If PDR2 is read while PCR2 bits are cleared to 0, the pin states are read regardless of the value stored in PDR2. |
| 0 | P20 | 0 | R/W | |

| | | |
|---|---|----------------|
| 1 | X | P22 output pin |
|---|---|----------------|

[Legend]

X: Don't care

- P21/RXD pin

| Register | SCR3 | PCR2 | |
|---------------|------|-------|----------------|
| Bit Name | RE | PCR21 | Pin Function |
| Setting value | 0 | 0 | P21 input pin |
| | | 1 | P21 output pin |
| | 1 | X | RXD input pin |

[Legend]

X: Don't care

- P20/SCK3 pin

| Register | SCR3 | | SMR | PCR2 | |
|---------------|------|------|-----|-------|-----------------|
| Bit Name | CKE1 | CKE0 | COM | PCR20 | Pin Function |
| Setting value | 0 | 0 | 0 | 0 | P20 input pin |
| | | | | 1 | P20 output pin |
| | 0 | 0 | 1 | X | SCK3 output pin |
| | 0 | 1 | X | X | SCK3 output pin |
| | 1 | X | X | X | SCK3 input pin |

[Legend]

X: Don't care




Figure 9.3 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)

or as WKP5/ADTRG.

0: General I/O port

1: WKP5/ADTRG input pin

| | | | | |
|--------|---|-------|---|----------|
| 4 to 0 | — | All 0 | — | Reserved |
|--------|---|-------|---|----------|

These bits are always read as 0.

9.3.2 Port Control Register 5 (PCR5)

PCR5 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 5.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|--|
| 7 | PCR57 | 0 | W | When each of the port 5 pins, P57 to P55, function as general I/O port, setting a PCR5 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port. |
| 6 | PCR56 | 0 | W | |
| 5 | PCR55 | 0 | W | |
| 4 to 0 | — | — | — | Reserved |

| | | | | |
|----------------------------------|---|-------|---|----------|
| 4 to 0 | — | All 1 | — | Reserved |
| These bits are always read as 1. | | | | |

9.3.4 Port Pull-Up Control Register 5 (PUCR5)

PUCR5 controls the pull-up MOS in bit units of the pins set as the input ports.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|--|
| 7, 6 | — | All 0 | — | Reserved These bits are always read as 0. |
| 5 | PUCR55 | 0 | R/W | Only bits for which PCR5 is cleared are valid. The pull-up MOS of the corresponding pins enter state when this bit is set to 1, while they enter the state when this bit is cleared to 0. |
| 4 to 0 | — | All 0 | — | Reserved These bits are always read as 0. |

[Legend]

X: Don't care

Note: As the SCL output form is NMOS open-drain, direct bus drive is enabled.

* Supported only by the H8/36912 Group.

- P56/SDA pin

| Register | ICCR | PCR5 | |
|-----------------|------|-------|----------------|
| Bit Name | ICE | PCR56 | Pin Function |
| Setting value 0 | | 0 | P56 input pin |
| | | 1 | P56 output pin |
| | 1 | X | SDA I/O pin* |

[Legend]

X: Don't care

Note: As the SDA output form is NMOS open-drain, direct bus drive is enabled.

* Supported only by the H8/36912 Group.

- P55/ $\overline{WKP5}$ / \overline{ADTRG} pin

| Register | PMR5 | PCR5 | |
|-----------------|------|-------|--|
| Bit Name | WKP5 | PCR55 | Pin Function |
| Setting value 0 | | 0 | P55 input pin |
| | | 1 | P55 output pin |
| | 1 | X | $\overline{WKP5}$ / \overline{ADTRG} input pin |

[Legend]

X: Don't care



Figure 9.4 Port 7 Pin Configuration

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)

9.4.1 Port Control Register 7 (PCR7)

PCR7 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 7.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 | — | — | — | Reserved |
| 6 | PCR76 | 0 | W | Setting a PCR7 bit to 1 makes the corresponding output port, while clearing the bit to 0 makes the input port. Note that the TCSR _V setting of the timer has priority for deciding input/output direction of the P76/TMOV pin. |
| 5 | PCR75 | 0 | W | |
| 4 | PCR74 | 0 | W | |
| 3 to 0 | — | — | — | Reserved |

| | | | | |
|--------|-----|-------|-----|--|
| 4 | P74 | 0 | R/W | stored in PDR7 is read. If PDR7 is read while bits are cleared to 0, the pin states are read regarding value stored in PDR7. |
| 3 to 0 | — | All 1 | — | Reserved These bits are always read as 1. |

9.4.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P76/TMOV pin

| Register | TCSR.V | PCR7 | |
|---------------|-----------------------------|-------|-----------------|
| Bit Name | OS3 to OS0 | PCR76 | Pin Function |
| Setting value | 0000 | 0 | P76 input pin |
| | | 1 | P76 output pin |
| | Other than the above values | X | TMOV output pin |

[Legend]

X: Don't care

| Bit Name | PCR74 | Pin Function |
|---------------|-------|----------------------------|
| Setting value | 0 | P74 input/TMRIV input pin |
| | 1 | P74 output/TMRIV input pin |

9.5 Port 8

Port 8 is a general I/O port also functioning as a timer W I/O pin. Each pin of the port 8 is shown in figure 9.5. The register setting of the timer W has priority for functions of the P84/FTI, P83/FTIOC, P82/FTIOB, and P81/FTIOA pins. The P80/FTCI pin also functions as a timer W input port that is connected to the timer W regardless of the register setting of port 8.




Figure 9.5 Port 8 Pin Configuration

Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

| | | | |
|---|-------|---|---|
| 1 | PCR81 | 0 | W |
| 0 | PCR80 | 0 | W |

9.5.2 Port Data Register 8 (PDR8)

PDR8 is a general I/O port data register of port 8.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 to 5 | — | All 0 | — | Reserved |
| 4 | P84 | 0 | R/W | These bits store output data for port 8 pins. |
| 3 | P83 | 0 | R/W | If PDR8 is read while PCR8 bits are set to 1, the value stored in PDR8 is read. If PDR8 is read while PCR8 bits are cleared to 0, the pin states are read regardless of the value stored in PDR8. |
| 2 | P82 | 0 | R/W | |
| 1 | P81 | 0 | R/W | |
| 0 | P80 | 0 | R/W | |

| | | | | | |
|---|---|---|---|---|------------------------|
| | 0 | 0 | 1 | X | FTIOD output pin |
| | 0 | 1 | X | X | FTIOD output pin |
| | 1 | X | X | 0 | P84 input/FTIOD input |
| | | | | 1 | P84 output/FTIOD input |
| 1 | X | X | X | X | PWM output pin |

[Legend]

X: Don't care

- P83/FTIO pin

| Register | TMRW | TIOR1 | | | PCR8 | Pin Function |
|---------------|------|-------|------|------|-------|-----------------------|
| Bit Name | PWMC | IOC2 | IOC1 | IOC0 | PCR83 | |
| Setting value | 0 | 0 | 0 | 0 | 0 | P83 input/FTIO input |
| | | | | | 1 | P83 output/FTIO input |
| | | 0 | 0 | 1 | X | FTIO output pin |
| | | 0 | 1 | X | X | FTIO output pin |
| | | 1 | X | X | 0 | P83 input/FTIO input |
| | | | | | 1 | P83 output/FTIO input |
| 1 | X | X | X | X | X | PWM output pin |

[Legend]

X: Don't care

| | | | | | | |
|--|---|---|---|---|---|---------------------|
| | | | | | 1 | P82 output/FTIOB in |
| | 1 | X | X | X | X | PWM output pin |

[Legend]

X: Don't care

- P81/FTIOA pin

| Register | | TIOR0 | | | PCR8 | |
|---------------|------|-------|------|-------|----------------------------|--|
| Bit Name | IOA2 | IOA1 | IOA0 | PCR81 | Pin Function | |
| Setting value | 0 | 0 | 0 | 0 | P81 input/FTIOA input pin | |
| | | | | 1 | P81 output/FTIOA input pin | |
| | 0 | 0 | 1 | X | FTIOA output pin | |
| | 0 | 1 | X | X | FTIOA output pin | |
| | 1 | X | X | 0 | P81 input/FTIOA input pin | |
| | | | | 1 | P81 output/FTIOA input pin | |

[Legend]

X: Don't care

- P80/FTCI pin

| Register | | PCR8 | |
|---------------|-------|---------------------------|--|
| Bit Name | PCR80 | Pin Function | |
| Setting value | 0 | P80 input/FTCI input pin | |
| | 1 | P80 output/FTCI input pin | |




Figure 9.6 Port B Pin Configuration

Port B has the following register.

- Port data register B (PDRB)

9.6.1 Port Data Register B (PDRB)

PDRB is a general input-only port data register of port B.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 to 4 | — | — | — | Reserved |
| 3 | PB3 | — | R | The input value of each pin is read by reading the register. |
| 2 | PB2 | — | R | |
| 1 | PB1 | — | R | However, if a port B pin is designated as an analog channel by ADCSR in A/D converter or external comparison voltage input pin by LVDCCR in low-voltage detection circuit, 0 is read. |
| 0 | PB0 | — | R | |

Other than the above values

1

PB3 input pin

0

PB3 input/ExtU input

- PB2/AN2/ExtD pin

| Register | ADCSR | | | | LVDCR | Pin Function |
|---------------|-----------------------------|------|-----|-----|-------|----------------------|
| | CH2 | SCAN | CH1 | CH0 | VDDII | |
| Setting value | 0 | 0 | 1 | 0 | 1 | AN2 input pin |
| | 0 | 1 | 1 | X | 0 | AN2 input/ExtD input |
| | Other than the above values | | | | | 1 |
| | | | | | 0 | PB2 input/ExtD input |

[Legend]

X: Don't care

- PB1/AN1 pin

| Register | ADCSR | | | | Pin Function |
|---------------|-----------------------------|------|-----|-----|---------------|
| | CH2 | SCAN | CH1 | CH0 | |
| Setting value | 0 | X | 0 | 1 | AN1 input pin |
| | 0 | 1 | 1 | X | |
| | Other than the above values | | | | |

[Legend]

X: Don't care

9.7 Port C

Port C is a general I/O port also functioning as an external oscillation pin and clock output. Each pin of the port C is shown in figure 9.7. The register setting of CKCSR has priority functions of the pins for both uses.




Figure 9.7 Port C Pin Configuration

Port C has the following registers.

- Port control register C (PCRC)
- Port data register C (PDRC)

9.7.2 Port Data Register C (PDRC)

PDRC is a general I/O port data register of port C.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 to 2 | — | — | — | Reserved |
| 1 | PC1 | 0 | R/W | These bits store output data for port C pins. |
| 0 | PC0 | 0 | R/W | If PDRC is read while PCRC bits are set to 1, the value stored in PDRC is read. If PDRC is read while PCRC bits are cleared to 0, the pin states are read regardless of the value stored in PDRC. |

| | | | |
|---|---|---|----------------------|
| 1 | 0 | X | CLKOUT output pin |
| | 1 | X | OSC2 oscillation pin |

[Legend]

X: Don't care

- PC0/OSC1 pin

| Register | CKCSR | PCRC | |
|---------------|-------|-------|----------------------|
| Bit Name | PMRC0 | PCRC0 | Pin Function |
| Setting value | 0 | 0 | PC0 input pin |
| | | 1 | PC0 output pin |
| | 1 | X | OSC1 oscillation pin |

[Legend]

X: Don't care




Figure 10.1 Block Diagram of Timer B1

TMB1 selects the auto-reload function and input clock.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 | TMB17 | 0 | R/W | Auto-Reload Function Select 0: Interval timer function selected 1: Auto-reload function selected |
| 6 | — | 1 | R/W | Reserved Although this bit is readable/writable, it should not be set to 0. |
| 5 to 3 | — | All 1 | — | Reserved These bits are always read as 1. |
| 2 | TMB12 | 0 | R/W | Clock Select |
| 1 | TMB11 | 0 | R/W | 000: Internal clock: $\phi/8192$ |
| 0 | TMB10 | 0 | R/W | 001: Internal clock: $\phi/2048$ 010: Internal clock: $\phi/512$ 011: Internal clock: $\phi/256$ 100: Internal clock: $\phi/64$ 101: Internal clock: $\phi/16$ 110: Internal clock: $\phi/4$ 111: Reserved (setting prohibited) |

set in TLB1, the same value is loaded into TCB1 as well, and TCB1 starts counting up from that value. When TCB1 overflows during operation in auto-reload mode, the TLB1 value is loaded back into TCB1. Accordingly, overflow periods can be set within the range of 1 to 256 input clock cycles. TLB1 is allocated to the same address as TCB1.

overflow, setting flag IRR1B1 in IRR2 to 1. If IEN1B1 in IENR2 is 1, an interrupt is requested to the CPU.

At overflow, TCB1 returns to H'00 and starts counting up again. During interval timer operation (TMB17 = 0), when a value is set in TLB1, the same value is set in TCB1.

10.3.2 Auto-Reload Timer Operation

Setting bit TMB17 in TMB1 to 1 causes timer B1 to function as an 8-bit auto-reload timer. When a reload value is set in TLB1, the same value is loaded into TCB1, becoming the value from which TCB1 starts its count. After the count value in TCB1 reaches H'FF, the next clock signal causes timer B1 to overflow. The TLB1 value is then loaded into TCB1, and the count continues from that value. The overflow period can be set within a range from 1 to 256 input clocks depending on the TLB1 value.

The clock sources and interrupts in auto-reload mode are the same as in interval mode. In auto-reload mode (TMB17 = 1), when a new value is set in TLB1, the TLB1 value is also loaded into TCB1.

- Choice of seven clock signals is available.
Choice of six internal clock sources ($\phi/128$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$) or an external clock source.
- Counter can be cleared by compare match A or B, or by an external reset signal. If the stop function is selected, the counter can be halted when cleared.
- Timer output is controlled by two independent compare match signals, enabling pulse width modulation (PWM) with an arbitrary duty cycle, PWM output, and other applications.
- Three interrupt sources: compare match A, compare match B, timer overflow
- Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling edge, or both edges of the TRGV input can be selected.




Figure 11.1 Block Diagram of Timer V

11.3 Register Descriptions

Time V has the following registers.

- Timer counter V (TCNTV)
- Timer constant register A (TCORA)
- Timer constant register B (TCORB)
- Timer control register V0 (TCRV0)
- Timer control/status register V (TCSR V)
- Timer control register V1 (TCRV1)

11.3.1 Timer Counter V (TCNTV)

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in timer control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at any time. TCNTV can be cleared by an external reset input signal, or by compare match A or B. The clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSR V).

TCNTV is initialized to H'00.

and the settings of bits OS3 to OS0 in TCSR.V.

TCORA and TCORB are initialized to H'FF.

11.3.3 Timer Control Register V0 (TCRV0)

TCRV0 selects the input clock signals of TCNTV, specifies the clearing conditions of TC and controls each interrupt request.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|---|
| 7 | CMIEB | 0 | R/W | Compare Match Interrupt Enable B When this bit is set to 1, interrupt request from the bit in TCSR.V is enabled. |
| 6 | CMIEA | 0 | R/W | Compare Match Interrupt Enable A When this bit is set to 1, interrupt request from the bit in TCSR.V is enabled. |
| 5 | OVIE | 0 | R/W | Timer Overflow Interrupt Enable When this bit is set to 1, interrupt request from the bit in TCSR.V is enabled. |

| | | | | |
|---|------|---|-----|---|
| 2 | CKS2 | 0 | R/W | Clock Select 2 to 0 |
| 1 | CKS1 | 0 | R/W | These bits select clock signals to input to TCNTV |
| 0 | CKS0 | 0 | R/W | counting condition in combination with ICKS0 in Refer to table 11.2. |

Table 11.2 Clock Signals to Input to TCNTV and Counting Conditions

| | | TCRV0 | | TCRV1 | | |
|-------|-------|-------|-------|--|--|---|
| Bit 2 | Bit 1 | Bit 0 | Bit 0 | | | |
| CKS2 | CKS1 | CKS0 | ICKS0 | | Description | |
| 0 | 0 | 0 | — | | Clock input prohibited | |
| | | | 1 | 0 | Internal clock: counts on $\phi/4$, falling e | |
| | | | 1 | Internal clock: counts on $\phi/8$, falling e | | |
| | | 1 | 0 | 0 | | Internal clock: counts on $\phi/16$, falling |
| | 1 | | | Internal clock: counts on $\phi/32$, falling | | |
| | 1 | 0 | 1 | 0 | | Internal clock: counts on $\phi/64$, falling |
| | | | | 1 | Internal clock: counts on $\phi/128$, falling | |
| | | 1 | 0 | — | | Clock input prohibited |
| 1 | | | | — | External clock: counts on rising edge | |
| 1 | 1 | 0 | — | | External clock: counts on falling edge | |
| | | | 1 | — | External clock: counts on rising and f edge | |

| | | | | |
|---|------|---|-----|---|
| 6 | CMFA | 0 | R/W | <ul style="list-style-type: none"> After reading CMFB = 1, cleared by writing 0 Compare Match Flag A [Setting condition] <ul style="list-style-type: none"> When the TCNTV value matches the TCORB [Clearing condition] <ul style="list-style-type: none"> After reading CMFA = 1, cleared by writing 0 |
| 5 | OVF | 0 | R/W | Timer Overflow Flag [Setting condition] <ul style="list-style-type: none"> When TCNTV overflows from H'FF to H'00 [Clearing condition] <ul style="list-style-type: none"> After reading OVF = 1, cleared by writing 0 to |
| 4 | — | 1 | — | Reserved This bit is always read as 1. |
| 3 | OS3 | 0 | R/W | Output Select 3 and 2 |
| 2 | OS2 | 0 | R/W | These bits select an output method for the TMO the compare match of TCORB and TCNTV. 00: No change 01: 0 output 10: 1 output 11: Output toggles |

OS3 and OS2 select the output level for compare match B. OS1 and OS0 select the output level for compare match A. The two output levels can be controlled independently. After a reset, the timer output is 0 until the first compare match.

11.3.5 Timer Control Register V1 (TCRV1)

TCRV1 selects the edge at the TRGV pin, enables TRGV input, and selects the clock input for TCNTV.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|--|
| 7 to 5 | — | All 1 | — | Reserved These bits are always read as 1. |
| 4 | TVEG1 | 0 | R/W | TRGV Input Edge Select |
| 3 | TVEG0 | 0 | R/W | These bits select the TRGV input edge. 00: TRGV trigger input is prohibited 01: Rising edge is selected 10: Falling edge is selected 11: Rising and falling edges are both selected |
| 2 | TRGE | 0 | R/W | TCNT starts counting up by the input of the edge selected by TVEG1 and TVEG0. 0: Disables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV by the TRGV pin. TCNTV is cleared by a compare match. 1: Enables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV by the TRGV pin. TCNTV is cleared by a compare match. |

11.4.1 Timer V Operation

1. According to table 11.2, six internal/external clock signals output by prescaler S can be selected as the timer V operating clock signals. When the operating clock signal is selected, TCNTV starts counting-up. Figure 11.2 shows the count timing with an internal clock selected, and figure 11.3 shows the count timing with both edges of an external clock selected.
2. When TCNTV overflows (changes from H'FF to H'00), the overflow flag (OVF) in TCRV0 will be set. The timing at this time is shown in figure 11.4. An interrupt request is sent to the CPU when OVIE in TCRV0 is 1.
3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A or B (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively. A compare-match signal is generated in the last state in which the values match. Figure 11.5 shows the timing. An interrupt request is generated for the CPU when CMIEA or CMIEB in TCRV0 is 1.
4. When a compare match A or B is generated, the TMOV responds with the output value selected by bits OS3 to OS0 in TCSR. Figure 11.6 shows the timing when the output is toggled by compare match A.
5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the corresponding compare match. Figure 11.7 shows the timing.
6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge of the input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is necessary. Figure 11.8 shows the timing.
7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the counter is halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge selected by TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.




Figure 11.3 Increment Timing with External Clock




Figure 11.4 OVF Set Timing




Figure 11.6 TMOV Output Timing




Figure 11.7 Clear Timing by Compare Match

11.5 Timer V Application Examples

11.5.1 Pulse Output with Arbitrary Duty Cycle

Figure 11.9 shows an example of output of pulses with an arbitrary duty cycle.

1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORA.
2. Set bits OS3 to OS0 in TCSRV so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock.
4. With these settings, a waveform is output without further software intervention, with the pulse width determined by TCORA and a pulse width determined by TCORB.




Figure 11.9 Pulse Output Example

4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock.
5. After these settings, a pulse waveform will be output without further software intervention with a delay determined by TCORA from the TRGV input, and a pulse width determined by TCORB to TCORA (TCORB to TCORA).




Figure 11.10 Example of Pulse Output Synchronized to TRGV Input

3. If compare matches A and B occur simultaneously, any conflict between the output for compare match A and compare match B is resolved by the following priority: to output > output 1 > output 0.
4. Depending on the timing, TCNTV may be incremented by a switch between different clock sources. When TCNTV is internally clocked, an increment pulse is generated on the falling edge of an internal clock signal, that is divided system clock (ϕ). Therefore, in figure 11.13 the switch is from a high clock signal to a low clock signal, the switch is seen as a falling edge, causing TCNTV to increment. TCNTV can also be incremented by a switch between internal and external clocks.




Figure 11.11 Contention between TCNTV Write and Clear




Figure 11.12 Contention between TCORA Write and Compare Match




Figure 11.13 Internal Clock Switching and TCNTV Operation

- Capability to process up to four pulse outputs or four pulse inputs
- Four general registers:
 - Independently assignable output compare or input capture functions
 - Usable as two pairs of registers; one register of each pair operates as a buffer for compare or input capture register
- Four selectable operating modes:
 - Waveform output by compare match
 - Selections of 0 output, 1 output, or toggle output
 - Input capture function
 - Rising edge, falling edge, or both edges
 - Counter clearing function
 - Counters can be cleared by compare match
 - PWM mode
 - Up to three-phase PWM output can be provided with desired duty ratio.
- Any initial timer output value can be set
- Five interrupt sources
 - Four compare match/input capture interrupts and an overflow interrupt.

| capture registers) | | GRA | | | GRA in buffer mode) | GRA mod |
|--|--------|-------------------------|-----------------------------------|-----------------------------------|-----------------------------------|--------------------|
| Counter clearing function | | GRA compare match | GRA compare match | — | — | — |
| Initial output value setting function | | — | Yes | Yes | Yes | Yes |
| Buffer function | | — | Yes | Yes | — | — |
| Compare match output | 0 | — | Yes | Yes | Yes | Yes |
| | 1 | — | Yes | Yes | Yes | Yes |
| | Toggle | — | Yes | Yes | Yes | Yes |
| Input capture function | | — | Yes | Yes | Yes | Yes |
| PWM mode | | — | — | Yes | Yes | Yes |
| Interrupt sources | | Overflow | Compare match/input capture | Compare match/input capture | Compare match/input capture | Com mat capt |

[Legend]
TMRW: Timer mode register W (8 bits)
TCRW: Timer control register W (8 bits)
TIERW: Timer interrupt enable register W (8 bits)
TSRW: Timer status register W (8 bits)
TIOR: Timer I/O control register (8 bits)
TCNT: Timer counter (16 bits)
GRA: General register A (input capture/output compare register: 16 bits)
GRB: General register B (input capture/output compare register: 16 bits)
GRC: General register C (input capture/output compare register: 16 bits)
GRD: General register D (input capture/output compare register: 16 bits)
IRRTW: Timer W interrupt request

Figure 12.1 Timer W Block Diagram

| | | | |
|--------------------------------|-------|--------------|---|
| compare B | | | input pin for GRB input capture PWM output pin in PWM mod |
| Input capture/output compare C | FTIOC | Input/output | Output pin for GRC output capture input pin for GRC input capture PWM output pin in PWM mod |
| Input capture/output compare D | FTIOD | Input/output | Output pin for GRD output capture input pin for GRD input capture PWM output pin in PWM mod |

12.3 Register Descriptions

The timer W has the following registers.

- Timer mode register W (TMRW)
- Timer control register W (TCRW)
- Timer interrupt enable register W (TIERW)
- Timer status register W (TSRW)
- Timer I/O control register 0 (TIOR0)
- Timer I/O control register 1 (TIOR1)
- Timer counter (TCNT)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)

| | | | | |
|---|-------|---|-----|---|
| 5 | BUFEB | 0 | R/W | <p>Buffer Operation B</p> <p>Selects the GRD function.</p> <p>0: GRD operates as an input capture/output compare register</p> <p>1: GRD operates as the buffer register for GRB</p> |
| 4 | BUFEA | 0 | R/W | <p>Buffer Operation A</p> <p>Selects the GRC function.</p> <p>0: GRC operates as an input capture/output compare register</p> <p>1: GRC operates as the buffer register for GRA</p> |
| 3 | — | 1 | — | <p>Reserved</p> <p>This bit is always read as 1.</p> |
| 2 | PWMD | 0 | R/W | <p>PWM Mode D</p> <p>Selects the output mode of the FTIOD pin.</p> <p>0: FTIOD operates normally (output compare output)</p> <p>1: PWM output</p> |
| 1 | PWMC | 0 | R/W | <p>PWM Mode C</p> <p>Selects the output mode of the FTIOC pin.</p> <p>0: FTIOC operates normally (output compare output)</p> <p>1: PWM output</p> |
| 0 | PWMB | 0 | R/W | <p>PWM Mode B</p> <p>Selects the output mode of the FTIOB pin.</p> <p>0: FTIOB operates normally (output compare output)</p> <p>1: PWM output</p> |

| | | | | |
|---|------|---|-----|--|
| 5 | CKS1 | 0 | R/W | Select the TCNT clock source. |
| 4 | CKS0 | 0 | R/W | 000: Internal clock: counts on ϕ 001: Internal clock: counts on $\phi/2$ 010: Internal clock: counts on $\phi/4$ 011: Internal clock: counts on $\phi/8$ 1XX: Counts on rising edges of the external event When the internal clock source (ϕ) is selected, subactive and subsleep sources are counted in subactive and subsleep mode. |
| 3 | TOD | 0 | R/W | Timer Output Level Setting D Sets the output value of the FTIOD pin until the first compare match D is generated. 0: Output value is 0* 1: Output value is 1* |
| 2 | TOC | 0 | R/W | Timer Output Level Setting C Sets the output value of the FTIOC pin until the first compare match C is generated. 0: Output value is 0* 1: Output value is 1* |
| 1 | TOB | 0 | R/W | Timer Output Level Setting B Sets the output value of the FTIOB pin until the first compare match B is generated. 0: Output value is 0* 1: Output value is 1* |

12.3.3 Timer Interrupt Enable Register W (TIERW)

TIERW controls the timer W interrupt request.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|---------------|-----|---|
| 7 | OVIE | 0 | R/W | Timer Overflow Interrupt Enable When this bit is set to 1, FOVI interrupt request flag in TSRW is enabled. |
| 6 to 4 | — | All 1 | — | Reserved These bits are always read as 1. |
| 3 | IMIED | 0 | R/W | Input Capture/Compare Match Interrupt Enable When this bit is set to 1, IMID interrupt request IMFD flag in TSRW is enabled. |
| 2 | IMIEC | 0 | R/W | Input Capture/Compare Match Interrupt Enable When this bit is set to 1, IMIC interrupt request IMFC flag in TSRW is enabled. |
| 1 | IMIEB | 0 | R/W | Input Capture/Compare Match Interrupt Enable When this bit is set to 1, IMIB interrupt request IMFB flag in TSRW is enabled. |
| 0 | IMIEA | 0 | R/W | Input Capture/Compare Match Interrupt Enable When this bit is set to 1, IMIA interrupt request IMFA flag in TSRW is enabled. |

| | | | | | |
|--------|------|-------|-----|------------------------------------|---|
| 6 to 4 | — | All 1 | — | Reserved | <ul style="list-style-type: none"> Read OVF when OVF = 1, then write 0 in OVF. <p>These bits are always read as 1.</p> |
| 3 | IMFD | 0 | R/W | Input Capture/Compare Match Flag D | <p>[Setting conditions]</p> <ul style="list-style-type: none"> TCNT = GRD when GRD functions as an output compare register The TCNT value is transferred to GRD by an input capture signal when GRD functions as an input capture register <p>[Clearing condition]</p> <ul style="list-style-type: none"> Read IMFD when IMFD = 1, then write 0 in IMFD. |
| 2 | IMFC | 0 | R/W | Input Capture/Compare Match Flag C | <p>[Setting conditions]</p> <ul style="list-style-type: none"> TCNT = GRC when GRC functions as an output compare register The TCNT value is transferred to GRC by an input capture signal when GRC functions as an input capture register <p>[Clearing condition]</p> <ul style="list-style-type: none"> Read IMFC when IMFC = 1, then write 0 in IMFC. |

| | | | | |
|---|------|---|-----|--|
| 0 | IMFA | 0 | R/W | <ul style="list-style-type: none">• Read IMFB when IMFB = 1, then write 0 in Input Capture/Compare Match Flag A [Setting conditions] <ul style="list-style-type: none">• TCNT = GRA when GRA functions as an output compare register• The TCNT value is transferred to GRA by a capture signal when GRA functions as an input capture register [Clearing condition] <ul style="list-style-type: none">• Read IMFA when IMFA = 1, then write 0 in |
|---|------|---|-----|--|

| | | | | |
|---|------|---|-----|---|
| | | | | 0: GRB functions as an output compare register 1: GRB functions as an input capture register |
| 5 | IOB1 | 0 | R/W | I/O Control B1 and B0 |
| 4 | IOB0 | 0 | R/W | When IOB2 = 0, 00: No output at compare match 01: 0 output to the FTIOB pin at GRB compare match 10: 1 output to the FTIOB pin at GRB compare match 11: Output toggles to the FTIOB pin at GRB compare match When IOB2 = 1, 00: Input capture at rising edge at the FTIOB pin 01: Input capture at falling edge at the FTIOB pin 1X: Input capture at rising and falling edges of the FTIOB pin |
| 3 | — | 1 | — | Reserved This bit is always read as 1. |
| 2 | IOA2 | 0 | R/W | I/O Control A2 Selects the GRA function. 0: GRA functions as an output compare register 1: GRA functions as an input capture register |

00: Input capture at rising edge of the FTIOA pin
 01: Input capture at falling edge of the FTIOA pin
 1X: Input capture at rising and falling edges of the FTIOA pin

[Legend]

X: Don't care

12.3.6 Timer I/O Control Register 1 (TIOR1)

TIOR1 selects the functions of GRC and GRD, and specifies the functions of the FTIOA and FTIOD pins.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|--|
| 7 | — | 1 | — | Reserved This bit is always read as 1. |
| 6 | IOD2 | 0 | R/W | I/O Control D2 Selects the GRD function. 0: GRD functions as an output compare register 1: GRD functions as an input capture register When GRB buffer operation has been selected (GRB = 1) and BUFEB in TMRW, select the same function as |

00: Input capture at rising edge at the FTIOD pin
 01: Input capture at falling edge at the FTIOD pin
 1X: Input capture at rising and falling edges at the
 pin

| | | | | |
|---|------|---|-----|--|
| 3 | — | 1 | — | Reserved This bit is always read as 1. |
| 2 | IOC2 | 0 | R/W | I/O Control C2 Selects the GRC function. 0: GRC functions as an output compare register 1: GRC functions as an input capture register When GRA buffer operation has been selected by BUFEA in TMRW, select the same function as G |
| 1 | IOC1 | 0 | R/W | I/O Control C1 and C0 |
| 0 | IOC0 | 0 | R/W | When IOC2 = 0, 00: No output at compare match 01: 0 output to the FTIOC pin at GRC compare r 10: 1 output to the FTIOC pin at GRC compare r 11: Output toggles to the FTIOC pin at GRC com match When IOC2 = 1, 00: Input capture to GRC at rising edge of the FT 01: Input capture to GRC at falling edge of the FT 1X: Input capture to GRC at rising and falling ed the FTIOC pin |

[Legend]

X: Don't care

Each general register is a 16-bit readable/writable register that can function as either an output-compare register or an input-capture register. The function is selected by settings in TIOR0 and TIOR1.

When a general register is used as an input-compare register, its value is constantly compared with the TCNT value. When the two values match (a compare match), the corresponding flag (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. An interrupt request is generated at this time if the corresponding interrupt-enable bit (IMIEA, IMIEB, IMIEC, or IMIED) in TSRW is set to 1. Compare match output can be selected in TIOR0 and TIOR1.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TCNT value is stored in the general register. The corresponding flag (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. If the corresponding interrupt-enable bit (IMIEA, IMIEB, IMIEC, or IMIED) in TSRW is set to 1 at this time, an interrupt request is generated. The edge of the input-capture signal is selected in TIOR0 and TIOR1.

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by setting BUFEB and BUFED in TMRW.

For example, when GRA is set as an output-compare register and GRC is set as the buffer register for GRA, the value in the buffer register GRC is sent to GRA whenever a compare match is generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for GRA, the value in TCNT is transferred to GRA and the value in the buffer register GRC is transferred to GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA to GRD is initialized to H'FFFF by a reset.

When the count overflows from H'FFFF to H'0000, the OVF flag in TSRW is set to 1. If in TIERW is set to 1, an interrupt request is generated. Figure 12.2 shows free-running counter operation.




Figure 12.2 Free-Running Counter Operation




Figure 12.3 Periodic Counter Operation

By setting a general register as an output compare register, compare match A, B, C, or D cause the output at the FTIOA, FTIOB, FTIOC, or FTIOD pin to output 0, output 1, or toggle. Figure 12.4 shows an example of 0 and 1 output when TCNT operates as a free-running output is selected for compare match A, and 0 output is selected for compare match B. When the signal is already at the selected output level, the signal level does not change at compare





Figure 12.4 0 and 1 Output Example (TOA = 0, TOB = 1)

Figure 12.5 Toggle Output Example (TOA = 0, TOB = 1)

Figure 12.6 shows another example of toggle output when TCNT operates as a periodic counter cleared by compare match A. Toggle output is selected for both compare match A and B.

**Figure 12.6 Toggle Output Example (TOA = 0, TOB = 1)**




Figure 12.7 Input Capture Operating Example




Figure 12.8 Buffer Operation Example (Input Capture)

12.4.2 PWM Operation

In PWM mode, PWM waveforms are generated by using GRA as the period register and GRC, and GRD as duty registers. PWM waveforms are output from the FTIOB, FTIOC, FTIOD pins. Up to three-phase PWM waveforms can be output. In PWM mode, a general timer functions as an output compare register automatically. The output level of each pin depends on the corresponding timer output level set bit (TOB, TOC, and TOD) in TCRW. When TOB is 1, FTIOB output goes to 1 at compare match A and to 0 at compare match B. When TOB is 0, FTIOB output goes to 0 at compare match A and to 1 at compare match B. Thus the compare match output level settings in TIOR0 and TIOR1 are ignored for the output pin set to PWM. If the same value is set in the cycle register and the duty register, the output does not change at a compare match occurs.

Figure 12.9 shows an example of operation in PWM mode. The output signals go to 1 and are cleared at compare match A, and the output signals go to 0 at compare match B, C, and D. (TOB, TOC, and TOD = 1: initial output values are set to 1).

Figure 12.9 PWM Mode Example (1)

Figure 12.10 shows another example of operation in PWM mode. The output signals go to 0 at compare match B, and TCNT is cleared at compare match A, and the output signals go to 1 at compare match E. D (TOB, TOC, and TOD = 0: initial output values are set to 1).




Figure 12.10 PWM Mode Example (2)




Figure 12.11 Buffer Operation Example (Output Compare)




Figure 12.12 PWM Mode Example
 (TOB, TOC, and TOD = 0: Initial Output Values are Set to 0)




Figure 12.13 PWM Mode Example
(TOB, TOC, and TOD = 1: Initial Output Values are Set to 1)




Figure 12.14 Count Timing for Internal Clock Source




Figure 12.15 Count Timing for External Clock Source




Figure 12.16 Output Compare Output Timing




Figure 12.17 Input Capture Input Signal Timing

12.5.4 Timing of Counter Clearing by Compare Match

Figure 12.18 shows the timing when the counter is cleared by compare match A. When the value is N, the counter counts from 0 to N, and its cycle is N + 1.




Figure 12.18 Timing of Counter Clearing by Compare Match




Figure 12.19 Buffer Operation Timing (Compare Match)




Figure 12.20 Buffer Operation Timing (Input Capture)




Figure 12.21 Timing of IMFA to IMFD Flag Setting at Compare Match




Figure 12.22 Timing of IMFA to IMFD Flag Setting at Input Capture

12.5.8 Timing of Status Flag Clearing

When the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status flag is cleared. Figure 12.23 shows the status flag clearing timing.




Figure 12.23 Timing of Status Flag Clearing by CPU

3. Depending on the timing, TCNT may be incremented by a switch between different clock sources. When TCNT is internally clocked, an increment pulse is generated from the rising edge of an internal clock signal, that is divided system clock (ϕ). Therefore, as shown in figure 12.25 the switch is from a low clock signal to a high clock signal, the switch occurs as a rising edge, causing TCNT to increment.
4. If timer W enters module standby mode while an interrupt request is generated, the interrupt request cannot be cleared. Before entering module standby mode, disable interrupt request.
5. The TOA to TOD bits in TCRW decide the value of the FTIO pin, which is output until the first compare match occurs. Once a compare match occurs and this compare match occurs, the values of FTIOA to FTIOD output, the values of the FTIOA to FTIOD pin output and the values read from the TOA to TOD bits may differ. Moreover, when the writing to TCRW and the generation of the compare match A to D occur at the same timing, the writing to TCRW has the priority. Thus, output change due to the compare match is not reflected to the FTIOA to FTIOD pins. Therefore, when bit manipulation instruction is used to write to TCRW, the values of the FTIOA to FTIOD pin output may result in an unexpected result. When writing to TCRW, stop the counter once before accessing TCRW, read the port 8 state to reflect the values of FTIOA to FTIOD output, to TOA to TOD bits, and then restart the counter. Figure 12.26 shows an example when the compare match occurs and the bit manipulation instruction to TCRW occur at the same timing.

Figure 12.24 Contention between TCNT Write and Clear




Figure 12.25 Internal Clock Switching and TCNT Operation




Figure 12.26 When Compare Match and Bit Manipulation Instruction to TOB Occur at the Same Timing




Figure 13.1 Block Diagram of Watchdog Timer

13.1 Features

- Selectable from nine counter input clocks.

Eight clock sources ($\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, and $\phi/8192$) WDT dedicated internal oscillator can be selected as the timer-counter clock. When dedicated internal oscillator is selected, it can operate as the watchdog timer in any of the following modes.

- Reset signal generated on counter overflow

An overflow period of 1 to 256 times the selected clock can be set.

- The watchdog timer is enabled in the initial state.

It starts operating after the reset state is canceled.

TCSRWD performs the TCSRWD and TCWD write control. TCSRWD also controls the watchdog timer operation and indicates the operating state. TCSRWD must be rewritten by the MOV instruction. The bit manipulation instruction cannot be used to change the setting.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|--|
| 7 | B6WI | 1 | R/W | Bit 6 Write Inhibit The TCWE bit can be written only when the write value of the B6WI bit is 0. This bit is always read as 1. |
| 6 | TCWE | 0 | R/W | Timer Counter WD Write Enable TCWD can be written when the TCWE bit is set to 1. When writing data to this bit, the value for bit 7 must be 0. |
| 5 | B4WI | 1 | R/W | Bit 4 Write Inhibit The TCSRWE bit can be written only when the write value of the B4WI bit is 0. This bit is always read as 1. |
| 4 | TCSRWE | 0 | R/W | Timer Control/Status Register WD Write Enable The WDON and WRST bits can be written when the TCSRWE bit is set to 1. When writing data to this bit, the value for bit 5 must be 0. |
| 3 | B2WI | 1 | R/W | Bit 2 Write Inhibit This bit can be written to the WDON bit only when the write value of the B2WI bit is 0. This bit is always read as 1. |

[Clearing conditions]

- When 0 is written to the WDON bit and 0 is the B2WI bit while the TCSRWE bit = 1

| | | | | |
|---|-------|---|-----|----------------------|
| 1 | B0WI | 1 | R/W | Bit 0 Write Inhibit |
| This bit can be written to the WRST bit only when the write value of the B0WI bit is 0. This bit is always 1. | | | | |
| 0 | WRST* | 0 | R/W | Watchdog Timer Reset |
| [Setting condition] | | | | |
| <ul style="list-style-type: none">• When TCWD overflows and an internal reset is generated | | | | |
| [Clearing conditions] | | | | |
| <ul style="list-style-type: none">• Reset by the \overline{RES} pin• When 0 is written to the WRST bit and 0 is the B0WI bit while the TCSRWE bit = 1 | | | | |

Note: * The WRST bit cannot be modified to 1.

| Bit | Bit Name | Value | R/W | Description |
|--------|----------|-------|-----|--|
| 7 to 4 | — | All 1 | — | Reserved These bits are always read as 1. |
| 3 | CKS3 | 1 | R/W | Clock Select 3 to 0 |
| 2 | CKS2 | 1 | R/W | Select the clock to be input to TCWD. |
| 1 | CKS1 | 1 | R/W | 1000: Internal clock: counts on $\phi/64$ |
| 0 | CKS0 | 1 | R/W | 1001: Internal clock: counts on $\phi/128$ 1010: Internal clock: counts on $\phi/256$ 1011: Internal clock: counts on $\phi/512$ 1100: Internal clock: counts on $\phi/1024$ 1101: Internal clock: counts on $\phi/2048$ 1110: Internal clock: counts on $\phi/4096$ 1111: Internal clock: counts on $\phi/8192$ 0XXX: WDT dedicated internal oscillator For the overflow periods of the WDT dedicated internal oscillator, see section 20, Electrical Characteristics |

[Legend]

X: Don't care




Figure 13.2 Watchdog Timer Operation Example

14.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source
- Six interrupt sources
Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and break error.
- Internal noise filter circuit (available for asynchronous serial communication only)

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD pin level directly in the presence of a framing error




Figure 14.1 Block Diagram of SCI3

14.3 Register Descriptions

SCI3 has the following registers for each channel.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register 3 (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)
- Sampling mode register (SPMR)

receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

14.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, SCI3 transfers transmit data from TDR to TSR automatically, then sends the data that starts from LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

14.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffer structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, SCI3 transfers the write data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.

| | | | | |
|---|------|---|-----|--|
| 6 | CHR | 0 | R/W | Character Length (enabled only in asynchronous mode) 0: Selects 8 bits as the data length. 1: Selects 7 bits as the data length. |
| 5 | PE | 0 | R/W | Parity Enable (enabled only in asynchronous mode) When this bit is set to 1, the parity bit is added to the data before transmission, and the parity bit is checked during reception. |
| 4 | PM | 0 | R/W | Parity Mode (enabled only when the PE bit is 1 in asynchronous mode) 0: Selects even parity. 1: Selects odd parity. |
| 3 | STOP | 0 | R/W | Stop Bit Length (enabled only in asynchronous mode) Selects the stop bit length in transmission. 0: 1 stop bit 1: 2 stop bits For reception, only the first stop bit is checked, and the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character. |
| 2 | MP | 0 | R/W | Multiprocessor Mode When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid in multiprocessor mode. In asynchronous mode, clear this bit to 0. |

14.3.6 Serial Control Register 3 (SCR3)

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests, and is also used to select the transfer clock source. For details on interrupt requests, refer to section 14.3.7, Interrupts.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|--|
| 7 | TIE | 0 | R/W | Transmit Interrupt Enable When this bit is set to 1, the TXI interrupt request is enabled. |
| 6 | RIE | 0 | R/W | Receive Interrupt Enable When this bit is set to 1, RXI and ERI interrupt requests are enabled. |
| 5 | TE | 0 | R/W | Transmit Enable When this bit is set to 1, transmission is enabled. |
| 4 | RE | 0 | R/W | Receive Enable When this bit is set to 1, reception is enabled. |

| Bit | Field | Reset | Access | Description |
|-----|-------|-------|--------|---|
| 1 | CKE1 | 0 | R/W | Clock Enable 0 and 1 |
| 0 | CKE0 | 0 | R/W | <p>Selects the clock source.</p> <ul style="list-style-type: none"> Asynchronous mode <p>00: On-chip baud rate generator 01: On-chip baud rate generator</p> <p>Outputs a clock of the same frequency as the clock from the SCK3 pin.</p> <p>10: External clock</p> <p>Inputs a clock with a frequency 16 times the frequency from the SCK3 pin.</p> <p>11:Reserved</p> <ul style="list-style-type: none"> Clocked synchronous mode <p>00: On-chip clock (SCK3 pin functions as clock) 01:Reserved 10: External clock (SCK3 pin functions as clock) 11:Reserved</p> |

- When the TE bit in SCR3 is 0
 - When data is transferred from TDR to TSR
- [Clearing conditions]
- When 0 is written to TDRE after reading TDR
 - When the transmit data is written to TDR

| | | | | |
|---|------|---|-----|--|
| 6 | RDRF | 0 | R/W | <p>Receive Data Register Full</p> <p>Indicates that the received data is stored in RDR</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> • When serial reception ends normally and received data is transferred from RSR to RDR <p>[Clearing conditions]</p> <ul style="list-style-type: none"> • When 0 is written to RDRF after reading RDRF • When data is read from RDR |
| 5 | OER | 0 | R/W | <p>Overflow Error</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> • When an overrun error occurs in reception <p>[Clearing condition]</p> <ul style="list-style-type: none"> • When 0 is written to OER after reading OER |
| 4 | FER | 0 | R/W | <p>Framing Error</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> • When a framing error occurs in reception <p>[Clearing condition]</p> <ul style="list-style-type: none"> • When 0 is written to FER after reading FER |

- When TDRE = 1 at transmission of the last frame serial transmit character

[Clearing conditions]

- When 0 is written to TDRE after reading TD
- When the transmit data is written to TDR

| | | | | |
|---|------|---|-----|---|
| 1 | MPBR | 0 | R | Multiprocessor Bit Receive MPBR stores the multiprocessor bit in the received character data. When the RE bit in SCR3 is cleared, its state is retained. |
| 0 | MPBT | 0 | R/W | Multiprocessor Bit Transfer MPBT stores the multiprocessor bit to be added to transmit character data. |

[Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

[Clocked Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Legend B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \leq N \leq 255$)

ϕ : Operating frequency (MHz)

n: CSK1 and CSK0 settings in SMR ($0 \leq n \leq 3$)

| | | | | | | | | | | | |
|-------|---|----|--------|---|----|--------|---|----|-------|---|----|
| 1200 | 0 | 51 | 0.16 | 0 | 54 | -0.70 | 0 | 63 | 0.00 | 0 | 77 |
| 2400 | 0 | 25 | 0.16 | 0 | 26 | 1.14 | 0 | 31 | 0.00 | 0 | 38 |
| 4800 | 0 | 12 | 0.16 | 0 | 13 | -2.48 | 0 | 15 | 0.00 | 0 | 19 |
| 9600 | 0 | 6 | -6.99 | 0 | 6 | -2.48 | 0 | 7 | 0.00 | 0 | 9 |
| 19200 | 0 | 2 | 8.51 | 0 | 2 | 13.78 | 0 | 3 | 0.00 | 0 | 4 |
| 31250 | 0 | 1 | 0.00 | 0 | 1 | 4.86 | 0 | 1 | 22.88 | 0 | 2 |
| 38400 | 0 | 1 | -18.62 | 0 | 1 | -14.67 | 0 | 1 | 0.00 | — | — |

| | | | | | | | | | | | |
|-------|---|----|------|---|----|-------|---|----|-------|---|----|
| 2400 | 0 | 47 | 0.00 | 0 | 31 | 0.16 | 0 | 63 | 0.00 | 0 | 64 |
| 4800 | 0 | 23 | 0.00 | 0 | 25 | 0.16 | 0 | 31 | 0.00 | 0 | 32 |
| 9600 | 0 | 11 | 0.00 | 0 | 12 | 0.16 | 0 | 15 | 0.00 | 0 | 15 |
| 19200 | 0 | 5 | 0.00 | 0 | 6 | -6.99 | 0 | 7 | 0.00 | 0 | 7 |
| 31250 | — | — | — | 0 | 3 | 0.00 | 0 | 4 | -1.70 | 0 | 4 |
| 38400 | 0 | 2 | 0.00 | 0 | 2 | 8.51 | 0 | 3 | 0.00 | 0 | 3 |

[Legend]

—: A setting is available but error occurs

| Bit Rate (bit/s) | Operating Frequency ϕ (MHz) | | | | | | | |
|---------------------|----------------------------------|-----|-----------|-------|-----|-----------|--------|-----|
| | 6 | | | 6.144 | | | 7.3728 | |
| | n | N | Error (%) | n | N | Error (%) | n | N |
| 110 | 2 | 106 | -0.44 | 2 | 108 | 0.08 | 2 | 130 |
| 150 | 2 | 77 | 0.16 | 2 | 79 | 0.00 | 2 | 95 |
| 300 | 1 | 155 | 0.16 | 1 | 159 | 0.00 | 1 | 191 |
| 600 | 1 | 77 | 0.16 | 1 | 79 | 0.00 | 1 | 95 |
| 1200 | 0 | 155 | 0.16 | 0 | 159 | 0.00 | 0 | 191 |
| 2400 | 0 | 77 | 0.16 | 0 | 79 | 0.00 | 0 | 95 |
| 4800 | 0 | 38 | 0.16 | 0 | 39 | 0.00 | 0 | 47 |
| 9600 | 0 | 19 | -2.34 | 0 | 19 | 0.00 | 0 | 23 |
| 19200 | 0 | 9 | -2.34 | 0 | 9 | 0.00 | 0 | 11 |
| 31250 | 0 | 5 | 0.00 | 0 | 5 | 2.40 | 0 | 6 |
| 38400 | 0 | 4 | -2.34 | 0 | 4 | 0.00 | 0 | 5 |

| | | | | | | | | | |
|-------|---|----|-------|---|----|-------|---|----|---|
| 4800 | 0 | 51 | 0.16 | 0 | 63 | 0.00 | 0 | 64 | 0 |
| 9600 | 0 | 25 | 0.16 | 0 | 31 | 0.00 | 0 | 32 | 0 |
| 19200 | 0 | 12 | 0.16 | 0 | 15 | 0.00 | 0 | 15 | 0 |
| 31250 | 0 | 7 | 0.00 | 0 | 9 | -1.70 | 0 | 9 | 0 |
| 38400 | 0 | 6 | -6.99 | 0 | 7 | 0.00 | 0 | 7 | 0 |

Table 14.3 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

| ϕ (MHz) | Maximum Bit Rate (bit/s) | n | N | ϕ (MHz) | Maximum Bit Rate (bit/s) | n |
|--------------|--------------------------|---|---|--------------|--------------------------|---|
| 2 | 62500 | 0 | 0 | 5 | 156250 | 0 |
| 2.097152 | 65536 | 0 | 0 | 6 | 187500 | 0 |
| 2.4576 | 76800 | 0 | 0 | 6.144 | 192000 | 0 |
| 3 | 93750 | 0 | 0 | 7.3728 | 230400 | 0 |
| 3.6864 | 115200 | 0 | 0 | 8 | 250000 | 0 |
| 4 | 125000 | 0 | 0 | 9.8304 | 307200 | 0 |
| 4.9152 | 153600 | 0 | 0 | 10 | 312500 | 0 |

| | | | | | | | |
|------|---|-----|---|-----|---|-----|---|
| 2.5k | 0 | 199 | 1 | 99 | 1 | 199 | 1 |
| 5k | 0 | 99 | 0 | 199 | 1 | 99 | 1 |
| 10k | 0 | 49 | 0 | 99 | 0 | 199 | 0 |
| 25k | 0 | 19 | 0 | 39 | 0 | 79 | 0 |
| 50k | 0 | 9 | 0 | 19 | 0 | 39 | 0 |
| 100k | 0 | 4 | 0 | 9 | 0 | 19 | 0 |
| 250k | 0 | 1 | 0 | 3 | 0 | 7 | 0 |
| 500k | 0 | 0* | 0 | 1 | 0 | 3 | 0 |
| 1M | | | 0 | 0* | 0 | 1 | — |
| 2M | | | | | 0 | 0* | — |
| 2.5M | | | | | | | 0 |
| 4M | | | | | | | |

[Legend]

Blank: No setting is available.

—: A setting is available but error occurs.

*: Continuous transfer is not possible.

asynchronous mode.

0: Noise filter circuit is enabled

1: Noise filter circuit is disabled

1, 0 — All 1 — Reserved

These bits are always read as 1.

- Noise Filter Circuit

The RXD input signal is latched through the noise filter circuit. The noise filter circuit comprises a series of three latch circuits and a match detection circuit. The RXD input is sampled by the basic clock with the 16 times the transfer clock frequency. If three latch outputs match, its level is transferred to the next stage. If not, the circuit holds the previous value.

That is, when the incoming signal holds the same level for three clock cycles, it is regarded as the proper signal. If the levels of the signal is less than three clock cycles, the signal is regarded as a noise.




Figure 14.2 Block Diagram of Noise Filter Circuit




Figure 14.3 Data Format in Asynchronous Communication

14.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock from the SCK3 pin can be selected as the SCI3's serial clock, according to the setting of the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK3 pin, the clock frequency should be 16 times the bit rate used.

When SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 14.4.





Figure 14.4 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)



- [1] Set the clock selection in SCR3. Be sure to clear bits RIE, TIE, TEIE, and MPIE, and bits TE and RE, to 0.
- When the clock output is selected in asynchronous mode, clock is output immediately after CKE1 and CKE0 settings are made. When the clock output is selected at reception in clocked synchronous mode, clock is output immediately after CKE1, CKE0, and RE are set to 1.
- [2] Set the data transfer format in SMR.
- [3] Write a value corresponding to the bit rate to BRR. Not necessary if an external clock is used.
- [4] Wait at least one bit interval, then set the TE bit or RE bit in SCR3 to 1. RE settings enable the RXD pin to be used. For transmission, set the TXD bit in PMR1 to 1 to enable the TXD output pin to be used. Also set the RIE, TIE, TEIE, and MPIE bits, depending on whether interrupts are required. In asynchronous mode, the bits are marked at transmission and idled at reception to wait for the start bit.
- For transmission, set the TE bit to 1 and then output 1 for one frame to enable.

Figure 14.5 Sample SCI3 Initialization Flowchart

3. SCI3 checks the TDRE flag at the timing for sending the stop bit.
4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and serial transmission of the next frame is started.
5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the “state” is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, an interrupt request is generated.
6. Figure 14.7 shows a sample flowchart for transmission in asynchronous mode.




Figure 14.6 Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

and PDR to 0, clear TxD in PMR to 0, then clear the TE bit in SCR3 to 0.




Figure 14.7 Sample Serial Transmission Data Flowchart (Asynchronous Mode)

3. If a parity error is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the data transferred to RDR before reception of the next receive data has been completed.





Figure 14.8 Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

| | | | | | |
|---|---|---|---|--------------------|--|
| 0 | 0 | 1 | 0 | Transferred to RDR | Framing error |
| 0 | 0 | 0 | 1 | Transferred to RDR | Parity error |
| 1 | 1 | 1 | 0 | Lost | Overrun error + framing error |
| 1 | 1 | 0 | 1 | Lost | Overrun error + parity error |
| 0 | 0 | 1 | 1 | Transferred to RDR | Framing error + parity error |
| 1 | 1 | 1 | 1 | Lost | Overrun error + framing error + parity error |

Note: * The RDRF flag retains the state it had before data reception.



the error. After performing the appropriate error processing, ensure that the OER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.

Figure 14.9 Sample Serial Reception Data Flowchart (Asynchronous Mode)

duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 14.10 Data Format in Clocked Synchronous Communication

14.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of bit in SMR and CKE0 and CKE1 bits in SCR3. When SCI3 is operated on an internal clock, a synchronization clock is output from the SCK3 pin. Eight synchronization clock pulses are output during the transfer of one character, and when no transfer is performed the clock is fixed high.

1. SCI3 monitors the TDRE flag in SCR3, and if the flag is 0, SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR3 is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.
3. 8-bit data is sent from the TXD pin synchronized with the output clock when output compare mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD pin.
4. SCI3 checks the TDRE flag at the timing for sending the MSB (bit 7).
5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
7. The SCK3 pin is fixed high at the end of transmission.




Figure 14.11 Example of SCI3 Transmission in Clocked Synchronous Mode




Figure 14.12 Sample Serial Transmission Flowchart (Clocked Synchronous M

time, an ERI interrupt request is generated, receive data is not transferred to RDR, and RDRF flag remains to be set to 1.

4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.






Figure 14.13 Example of SCI3 Reception in Clocked Synchronous Mode



- [3] To continue serial reception, before the MSB (bit 7) of the current frame is received, the RDRF flag should be cleared to 0. When data is received, the RDRF flag is automatically cleared to 0.
- [4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Reception cannot be resumed until the OER flag is set to 1.

Figure 14.14 Sample Serial Reception Flowchart (Clocked Synchronous Mode)



reading the RDRF flag, reading the TDRE flag, and reading the TDRE flag. Also, before the MSB (bit 7) of the current frame is transmitted, read the TDRE flag to confirm that writing is possible. Then write data to the TDR.

When data is written to TDR, the TDRE flag is automatically cleared to 0. When data is read from RDR, the RDRF flag is automatically cleared to 0.

[4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Transmission/reception cannot be resumed if the OER flag is set to 1. For overrun error processing, see figure 14.14.


Figure 14.15 Sample Flowchart of Simultaneous Serial Transmit and Receive Operation (Clocked Synchronous Mode)

cycle is a data transmission cycle. Figure 14.18 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID of the receiving station with which it wants to perform serial communication as data with a 0 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is set to 1, the transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status bits RDRF, FER, and OER, to 1, are inhibited until data with a 1 multiprocessor bit is received. Upon reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1. When the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.


When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

**Figure 14.16 Example of Inter-Processor Communication Using Multiprocessor I/O
(Transmission of Data H'AA to Receiving Station A)**



[3] After successful transmission, set the port PCR to 1, clear PDR to 0, then clear the TE bit in SCR3 to 0.

Figure 14.17 Sample Multiprocessor Serial Transmission Flowchart



[5] If the OER or FER flag is set, read the OER and FER flags in SSR to identify the error. performing the appropriate error procedure to ensure that the OER and FER flags are cleared to 0. Reception cannot be resumed if either of these flags is set to 1. In the case of a framing error, a break detected by reading the RxD pin value

Figure 14.18 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 14.18 Sample Multiprocessor Serial Reception Flowchart (2)

LSI operation
 User processing

RXI interrupt request
 MPIE cleared to 0


RDRF flag cleared to 0

RDR data read

When data is not this station's ID, MPIE is set to 1 again

RXI interrupt request is not generated
 RDR retains its value

(a) When data does not match this receiver's ID



(b) When data matches this receiver's ID

Figure 14.19 Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)



| | | |
|------------------|-----|----------------------------------|
| Transmission End | TEI | Setting TEND in SSR |
| Receive Error | ERI | Setting OER, FER, and PER in SSR |

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To avoid the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) in SCR3 correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

When the TXD bit in PMR1 is 1, the TxD pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TxD pin to a high state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set PCR and PDR to 1 respectively, and also set the TXD bit to 1. At this time, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial data transmission, first set PCR to 1 and clear PDR to 0, and then set the TXD bit to 1. Regardless of the current transmission state, the TxD pin becomes an I/O port, and 1 is output from the TxD pin.

14.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, and the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is set to 0.

- Legend N : Ratio of bit rate to clock (N = 16)
 D : Clock duty (D = 0.5 to 1.0)
 L : Frame length (L = 9 to 12)
 F : Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5, using formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.




Figure 14.20 Receive Data Sampling Timing in Asynchronous Mode

13.1 Features

- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent of each other, the continuous transmission/reception can be performed.

I²C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

- Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection

- Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus control function is selected.

Clocked synchronous format:

- Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error




Figure 15.1 Block Diagram of I²C Bus Interface 2




Figure 15.2 External Circuit Connections of I/O Pins

15.2 Input/Output Pins

Table 15.1 summarizes the input/output pins used by the I²C bus interface 2.

Table 15.1 Pin Configuration

| Name | Abbreviation | I/O | Function |
|--------------|--------------|-----|--|
| Serial clock | SCL | I/O | I ² C serial clock input/output |
| Serial data | SDA | I/O | I ² C serial data input/output |

- I²C bus transmit data register (ICDRT)
- I²C bus receive data register (ICDRR)
- I²C bus shift register (ICDRS)

15.3.1 I²C Bus Control Register 1 (ICCR1)

ICCR1 enables or disables the I²C bus interface 2, controls transmission or reception, and master or slave mode, transmission or reception, and transfer clock frequency in master mode.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|--|
| 7 | ICE | 0 | R/W | <p>I²C Bus Interface Enable</p> <p>0: This module is halted. (SCL and SDA pins are in high-impedance state.)</p> <p>1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)</p> |
| 6 | RCVD | 0 | R/W | <p>Reception Disable</p> <p>This bit enables or disables the next operation when the bit value is 0 and ICDRR is read.</p> <p>0: Enables next reception</p> <p>1: Disables next reception</p> |

master mode with the clock synchronous serial
MST is cleared to 0 and slave receive mode is e

Operating modes are described below according
and TRS combination. When clocked synchrono
format is selected and MST is 1, clock is output.

00: Slave receive mode

01: Slave transmit mode

10: Master receive mode

11: Master transmit mode

| | | | | |
|--------|-----------------|-------|-----|------------------------------|
| 3 to 0 | CKS3 to CKS0 | All 0 | R/W | Transfer Clock Select 3 to 0 |
|--------|-----------------|-------|-----|------------------------------|

These bits should be set according to the neces
transfer rate (see table 15.2) in master mode. In
mode, these bits are used reservation of the set
transmit mode. The time is $10t_{cyc}$ when $CKS3 = 0$
 $20t_{cyc}$ when $CKS3 = 1$.

| | | | | | | | |
|---|---|---|---|------------|----------|----------|----------|
| | | 1 | 0 | $\phi/112$ | 44.6 kHz | 71.4 kHz | 89.3 kHz |
| | | | 1 | $\phi/128$ | 39.1 kHz | 62.5 kHz | 78.1 kHz |
| 1 | 0 | 0 | 0 | $\phi/56$ | 89.3 kHz | 143 kHz | 179 kHz |
| | | | 1 | $\phi/80$ | 62.5 kHz | 100 kHz | 125 kHz |
| | | 1 | 0 | $\phi/96$ | 52.1 kHz | 83.3 kHz | 104 kHz |
| | | | 1 | $\phi/128$ | 39.1 kHz | 62.5 kHz | 78.1 kHz |
| | 1 | 0 | 0 | $\phi/160$ | 31.3 kHz | 50.0 kHz | 62.5 kHz |
| | | | 1 | $\phi/200$ | 25.0 kHz | 40.0 kHz | 50.0 kHz |
| | | 1 | 0 | $\phi/224$ | 22.3 kHz | 35.7 kHz | 44.6 kHz |
| | | | 1 | $\phi/256$ | 19.5 kHz | 31.3 kHz | 39.1 kHz |

SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to SCP to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write 0 to SCP and 0 in SCP to issue a stop condition. To issue start conditions, use the MOV instruction.

| | | | |
|--|-------|---|--|
| 6 | SCP | 1 | R/W Start/Stop Issue Condition Disable |
| <p>The SCP bit controls the issue of start/stop conditions in master mode.</p> <p>To issue a start condition, write 1 in BBSY and 0 in SCP. To retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. The bit always read as 1. If 1 is written, the data is not stored.</p> | | | |
| 5 | SDAO | 1 | R/W SDA Output Value Control |
| <p>This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transmission.</p> <p>0: When reading, SDA pin outputs low. When writing, SDA pin is changed to output low level.</p> <p>1: When reading, SDA pin outputs high. When writing, SDA pin is changed to output high level (high by external pull-up resistance).</p> | | | |
| 4 | SDAOP | 1 | R/W SDAO Write Protect |
| <p>This bit controls change of output level of the SDA pin when modifying the SDAO bit. To change the output level of SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0 by the MOV instruction. This bit is always read as 0.</p> | | | |

15.3.3 I²C Bus Mode Register (ICMR)

ICMR selects whether the MSB or LSB is transferred first, performs master mode wait count, and selects the transfer bit count.

| Bit | Bit Name | Initial Value | R/W | Description |
|------|----------|---------------|-----|---|
| 7 | MLS | 0 | R/W | MSB-First/LSB-First Select 0: MSB-first 1: LSB-first Set this bit to 0 when the I ² C bus format is used. |
| 6 | WAIT | 0 | R/W | Wait Insertion Bit In master mode with the I ² C bus format, this bit selects whether to insert a wait after data transfer except the acknowledge bit. When WAIT is set to 1, after the fall clock for the final data bit, low period is extended for transfer clocks. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively without inserted. The setting of this bit is invalid in slave mode with the I ² C bus format or with the clocked synchronous serial format. |
| 5, 4 | — | All 1 | — | Reserved These bits are always read as 1. |

1 BC1 0
 0 BC0 0

R/W These bits specify the number of bits to be transferred. When read, the remaining number of transfer bits is indicated. With the I²C bus format, the data is transferred one addition acknowledge bit. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If BC2 to BC0 are set to a value other than 000, the settings should be made while the SCL pin is low. The value should be set to 000 at the end of a data transfer, including the acknowledge bit. With the clock synchronous serial bus format, these bits should not be modified.

| I ² C Bus Format | Clock Synchronous Serial Format |
|-----------------------------|---------------------------------|
| 000: 9 bits | 000: 8 bits |
| 001: 2 bits | 001: 1 bits |
| 010: 3 bits | 010: 2 bits |
| 011: 4 bits | 011: 3 bits |
| 100: 5 bits | 100: 4 bits |
| 101: 6 bits | 101: 5 bits |
| 110: 7 bits | 110: 6 bits |
| 111: 8 bits | 111: 7 bits |

| | | | | | |
|---|------|---|-----|-------------------------------|---|
| 6 | TEIE | 0 | R/W | Transmit End Interrupt Enable | <p>1: Transmit data empty interrupt request (TXI) is enabled.</p> <p>This bit enables or disables the transmit end interrupt request (TEI) when the rising of the ninth clock while the TDRE bit in ICDSR is set to 1. TEI can be canceled by clearing the TEND bit or the TDRF bit to 0.</p> <p>0: Transmit end interrupt request (TEI) is disabled.</p> <p>1: Transmit end interrupt request (TEI) is enabled.</p> |
| 5 | RIE | 0 | R/W | Receive Interrupt Enable | <p>This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDSR to ICDSR and the RDRF bit is set to 1. RXI can be canceled by clearing the RDRF bit to 0.</p> <p>0: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.</p> <p>1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are enabled.</p> |

0: Stop condition detection interrupt request (STPI) disabled.

1: Stop condition detection interrupt request (STPI) enabled.

| | | | | |
|-------|-------|---|-----|--|
| 2 | ACKE | 0 | R/W | Acknowledge Bit Judgement Select |
| | | | | 0: The value of the receive acknowledge bit is ignored. Continuous transfer is performed. |
| | | | | 1: If the receive acknowledge bit is 1, continuous transfer is halted. |
| <hr/> | | | | |
| 1 | ACKBR | 0 | R | Receive Acknowledge |
| | | | | In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified. |
| | | | | 0: Receive acknowledge = 0 |
| | | | | 1: Receive acknowledge = 1 |
| <hr/> | | | | |
| 0 | ACKBT | 0 | R/W | Transmit Acknowledge |
| | | | | In receive mode, this bit specifies the bit to be sent at the acknowledge timing. |
| | | | | 0: 0 is sent at the acknowledge timing. |
| | | | | 1: 1 is sent at the acknowledge timing. |

- When a start condition (including re-transfer) has been issued
 - When transmit mode is entered from receive master mode or slave mode
- [Clearing conditions]
- When 0 is written in TDRE after reading TDRE = 1
 - When data is written to ICDRT with an instruction

| | | | |
|---|------|---|------------------|
| 6 | TEND | 0 | R/W Transmit End |
|---|------|---|------------------|

[Setting conditions]

- When the ninth clock of SCL rises with the I²C bus idle while the TDRE flag is 1
- When the final bit of transmit frame is sent with the 10-bit synchronous serial format

[Clearing conditions]

- When 0 is written in TEND after reading TEND = 1
- When data is written to ICDRT with an instruction

| | | | |
|---|------|---|--------------------------------|
| 5 | RDRF | 0 | R/W Receive Data Register Full |
|---|------|---|--------------------------------|

[Setting condition]

- When a receive data is transferred from ICDRS to ICDRR

[Clearing conditions]

- When 0 is written in RDRF after reading RDRF = 1
- When ICDRR is read with an instruction



frame transfer

- In slave mode, when a stop condition is detected after the general call address or the first byte slave address, next to detection of start condition, according with the address set in SAR

[Clearing condition]

- When 0 is written in STOP after reading STOP

2 AL/OVE 0

R/W Arbitration Lost Flag/Overrun Error Flag

This flag indicates that arbitration was lost in master mode with the I²C bus format and that the final bit has been received while RDRF = 1 with the clocked synchronous format.

When two or more master devices attempt to seize the bus at nearly the same time, if the I²C bus interface detects a condition differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.

[Setting conditions]

- If the internal SDA and SDA pin disagree at the start of SCL in master transmit mode
- When the SDA pin outputs high in master mode and a start condition is detected
- When the final bit is received with the clocked synchronous format while RDRF = 1

[Clearing condition]

- When 0 is written in AL/OVE after reading AL/OVE
-

[Clearing condition]

- When 0 is written in AAS after reading AAS=1

| | | | | |
|---|-----|---|-----|---------------------------------------|
| 0 | ADZ | 0 | R/W | General Call Address Recognition Flag |
| This bit is valid in I ² C bus format slave receive mode | | | | |
| [Setting condition] | | | | |
| <ul style="list-style-type: none">• When the general call address is detected in slave receive mode | | | | |
| [Clearing condition] | | | | |
| <ul style="list-style-type: none">• When 0 is written in ADZ after reading ADZ=1 | | | | |

15.3.6 Slave Address Register (SAR)

SAR selects the communication format and sets the slave address. When the chip is in slave mode with the I²C bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device.


| Bit | Bit Name | Initial Value | R/W | Description |
|--------|--------------|---------------|-----|---|
| 7 to 1 | SVA6 to SVA0 | All 0 | R/W | Slave Address 6 to 0 These bits set a unique address in bits SVA6 to SVA0 differing from the addresses of other slave devices connected to the I ² C bus. |
| 0 | FS | 0 | R/W | Format Select 0: I ² C bus format is selected. 1: Clocked synchronous serial format is selected. |

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, the CPU transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is H'FF.

15.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly by the CPU.

(a) I²C bus format (FS = 0)



(b) I²C bus format (Start condition retransmission, FS = 0)




Figure 15.3 I²C Bus Formats




Figure 15.4 I²C Bus Timing

In master transmit mode, the master device outputs the transmit clock and transmit data, slave device returns an acknowledge signal. For master transmit mode operation timing, figures 15.5 and 15.6. The transmission procedure and operations in master transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to 1. Set the bits in ICCR1 to 1. (Initial setting)
2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte to show the slave address and R/W) to ICDRT. At this time, TDRE is automatically cleared and data is transferred from ICDRT to ICDRS. TDRE is set again.
4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) if the receive device while ACKF in ICIER is 1. Then, issue the stop condition to clear TEND and NACKF.
7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.




Figure 15.5 Master Transmit Mode Operation Timing (1)




Figure 15.6 Master Transmit Mode Operation Timing (2)

- and data received, in synchronization with the internal clock. The master device outputs the ACK signal at the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and the RDRF bit is cleared to 0.
 4. The continuous reception is performed by reading ICDRR every time RDRF is set. ICDRR is read at the fall of receive clock pulse after reading ICDRR by the other processing while RDRF is set. RDRF is fixed low until ICDRR is read.
 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage command.
 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
 8. The operation returns to the slave receive mode.




Figure 15.7 Master Receive Mode Operation Timing (1)




Figure 15.8 Master Receive Mode Operation Timing (2)

15.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device provides the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 15.9 and 15.10.

The transmission procedure and operations in slave transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave transmit mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the receive clock pulse. At this time, if the 8th bit data (R/\overline{W}) is 1, the TRS and ICSR bits in ICCR1 are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set with TDRE = 1. When TEND is set, clear TEND.
4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
5. Clear TDRE.




Figure 15.9 Slave Transmit Mode Operation Timing (1)




Figure 15.10 Slave Transmit Mode Operation Timing (2)

15.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 15.11 and 15.12. The reception procedure and operations in slave receive mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (When the read data show the slave address and R/\overline{W} , it is not used.)
3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR returned to the master device, is reflected to the next transmit frame.




Figure 15.11 Slave Receive Mode Operation Timing (1)




Figure 15.12 Slave Receive Mode Operation Timing (2)

of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in MSB first or LSB first. The output level of SDA can be changed during the transfer wait SDAO bit in ICCR2.




Figure 15.13 Clocked Synchronous Serial Transfer Format

(2) Transmit Operation:

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 15.14. The transmission procedure and operation in transmit mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (MST setting)
2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When switching from transmit mode to receive mode, clear TRS while TDRE is 1.



Figure 15.14 Transmit Mode Operation Timing

(3) Receive Operation:

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 15.15. The reception procedure and operations in receive mode are described below.

1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, MST is fixed high after receiving the next byte data.




Figure 15.15 Receive Mode Operation Timing

15.4.7 Noise Canceler

The logic levels at the SCL and SDA pins are routed through the noise canceler before being latched internally. Figure 15.16 shows a block diagram of the noise canceler.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit until the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 15.16 Block Diagram of Noise Canceler




Figure 15.17 Sample Flowchart for Master Transmit Mode




Figure 15.18 Sample Flowchart for Master Receive Mode





Figure 15.19 Sample Flowchart for Slave Transmit Mode



Supplementary explanation: When one byte is received, steps [2] to [6] are skipped after step [1] before jumping to step [7]. The step [8] is dummy-read in ICDRR.

Figure 15.20 Sample Flowchart for Slave Receive Mode

| | | | | |
|-----------------------------------|------|--|---|---|
| Transmit Data Empty | TXI | $(TDRE=1) \cdot (TIE=1)$ | ○ | ○ |
| Transmit End | TEI | $(TEND=1) \cdot (TEIE=1)$ | ○ | ○ |
| Receive Data Full | RXI | $(RDRF=1) \cdot (RIE=1)$ | ○ | ○ |
| STOP Recognition | STPI | $(STOP=1) \cdot (STIE=1)$ | ○ | × |
| NACK Receive | NAKI | $\{(NACKF=1)+(AL=1)\} \cdot (NAKIE=1)$ | ○ | × |
| Arbitration Lost/Overrun Error | | | ○ | ○ |

When interrupt conditions described in table 15.3 are 1 and the I bit in CCR is 0, the CPU executes an interrupt exception processing. Interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an amount of data of one byte may be transmitted.

Figure 15.21 shows the timing of the bit synchronous circuit and table 15.4 shows the time for monitoring SCL output changes from low to Hi-Z then SCL is monitored.




Figure 15.21 Timing of Bit Synchronous Circuit

Table 15.4 Time for Monitoring SCL


| CKS3 | CKS2 | Time for Monitoring SCL |
|------|------|-------------------------|
| 0 | 0 | 7.5 tcyc |
| | 1 | 19.5 tcyc |
| 1 | 0 | 17.5 tcyc |
| | 1 | 41.5 tcyc |

- Circuit, by the load of the SCL bus (load capacitance or pull-up resistance)
2. When the bit synchronous circuit is activated by extending the low period of eighth and ninth clocks, that is driven by the slave device

15.7.2 WAIT Setting in I²C Bus Mode Register (ICMR)

If the WAIT bit is set to 1, and the SCL signal is driven low for two or more transfer clocks by the slave device at the eighth and ninth clocks, the high period of ninth clock may be shortened. To avoid this, set the WAIT bit in ICMR to 0.

- Conversion time: At least 7 μ s per channel (at 10 MHz operation)
- Two operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Two conversion start methods
 - Software
 - External trigger signal
- Interrupt request
 - An A/D conversion end interrupt request (ADI) can be generated



- [Legend]
 ADCR: A/D control register
 ADCSR: A/D control/status register
 ADDR A: A/D data register A
 ADDR B: A/D data register B
 ADDR C: A/D data register C
 ADDR D: A/D data register D

Figure 16.1 Block Diagram of A/D Converter

| | | | |
|--------------------------------|---------------------------|-------|--|
| Analog input pin 2 | AN2 | Input | |
| Analog input pin 3 | AN3 | Input | |
| A/D external trigger input pin | $\overline{\text{ADTRG}}$ | Input | External trigger input pin for start of conversion |

16.3 Register Description

The A/D converter has the following registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

16.3.1 A/D Data Registers A to D (ADDRA to ADDR D)

There are four 16-bit read-only ADDR registers; ADDRA to ADDR D, used to store the A/D conversion. The ADDR registers, which store a conversion result for each channel, are listed in table 16.2.

The converted 10-bit data is stored in bits 6 to 15. The lower 6 bits are always read as 0.

The data bus between the CPU and the A/D converter is 8 bits wide. The upper byte can be read directly from the CPU, however the lower byte should be read via a temporary register. When the temporary register contents are transferred from the ADDR when the upper byte data is read.

16.3.2 A/D Control/Status Register (ADCSR)

ADCSR consists of the control bits and conversion end status bits of the A/D converter.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|---------------|-----|---|
| 7 | ADF | 0 | R/W | A/D End Flag [Setting conditions] <ul style="list-style-type: none">• When A/D conversion ends in single mode• When A/D conversion ends on all the channels selected in scan mode [Clearing condition] <ul style="list-style-type: none">• When 0 is written after reading ADF = 1 |
| 6 | ADIE | 0 | R/W | A/D Interrupt Enable A/D conversion end interrupt (ADI) request enable. ADF when 1 is set |
| 5 | ADST | 0 | R/W | A/D Start Setting this bit to 1 starts A/D conversion. In single mode, this bit is cleared to 0 automatically when conversion of the specified channel is complete. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by software, or a transition to standby mode. |

1: Conversion time = 70 states (max.)

Clear the ADST bit to 0 before switching the co
time.

| | | | | | |
|---|-----|---|-----|-------------------------------|-----------------|
| 2 | CH2 | 0 | R/W | Channel Select 0 to 2 | |
| 1 | CH1 | 0 | R/W | Select analog input channels. | |
| 0 | CH0 | 0 | R/W | When SCAN = 0 | When SCAN = 1 |
| | | | | 000: AN0 | 000: AN0 |
| | | | | 001: AN1 | 001: AN0 to AN1 |
| | | | | 010: AN2 | 010: AN0 to AN2 |
| | | | | 011: AN3 | 011: AN0 to AN3 |

Note: When executing the A/D conversion thro
or AN2, do not set the VDDII bit in LVDCI
is set, the A/D conversion accuracy is not
guaranteed.

the external trigger pin (ADTRG) conforms to the bit in the interrupt edge select register 2 (IEGR2)

| | | | | |
|--------|---|-------|-----|---|
| 6 to 4 | — | All 1 | — | Reserved These bits are always read as 1. |
| 3, 2 | — | All 0 | R/W | Reserved Although these bits are readable/writable, they should be set to 1. |
| 1 | — | 1 | R/W | Reserved This bit is always read as 1. |
| 0 | — | 0 | R/W | Reserved Although this bit is readable/writable, it should not be set to 1. |

channel as follows:

1. A/D conversion is started from the first channel when the ADST bit in ADCSR is set to 1 according to software or external trigger input.
2. When A/D conversion is completed, the result is transferred to the corresponding A/D data register to the channel.
3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the wait state.

16.4.2 Scan Mode

In scan mode, A/D conversion is performed sequentially for the analog input on the specified channels (four channels maximum) as follows:

1. When the ADST bit is set to 1 by software, or external trigger input, A/D conversion starts from the first channel in the group.
2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
3. When conversion of all the selected channels is completed, the ADF flag in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. Conversion of the next channel in the group starts again.
4. The ADST bit is not automatically cleared to 0. Steps [2] to [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops.

In scan mode, the values given in table 16.3 apply to the first conversion time. In the second and subsequent conversions, the conversion time is 128 states (fixed) when CKS = 0 and 66 states (fixed) when CKS = 1.




Figure 16.2 A/D Conversion Timing

A/D conversion can also be started by an external trigger input. When the TRGE bit is set in ADCR, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A falling edge at the $\overline{\text{ADTRG}}$ pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 16.3 shows the timing.




Figure 16.3 External Trigger Input Timing

when the digital output changes from the minimum voltage value 0000000000 to 0000000001 (see figure 16.5).

- Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 1111111111 (see figure 16.5).

- Nonlinearity error

The error with respect to the ideal A/D conversion characteristics between zero voltage and full-scale voltage. Does not include offset error, full-scale error, or quantization error.

- Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.




Figure 16.4 A/D Conversion Accuracy Definitions (1)




Figure 16.5 A/D Conversion Accuracy Definitions (2)

input resistance of $10\text{ k}\Omega$, and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a high differential coefficient (e.g., $5\text{ mV}/\mu\text{s}$ or greater) (see figure 16.6). When converting a high-frequency analog signal or converting in scan mode, a low-impedance buffer should be inserted.

16.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.




Figure 16.6 Analog Input Circuit Example

detection) and LVDK (reset by low voltage detection) circuits.

This circuit is used to prevent abnormal operation (program runaway) from occurring during power supply voltage fall and to recreate the state before the power supply voltage fall when power supply voltage rises again.

Even if the power supply voltage falls, the unstable state when the power supply voltage is below the guaranteed operating voltage can be removed by entering standby mode when the power supply voltage is exceeding the guaranteed operating voltage and during normal operation. Thus, system stability can be improved. If the power supply voltage falls more, the reset state is automatically entered. When the power supply voltage rises again, the reset state is held for a specified period, then a normal state is automatically entered.

Figure 17.2 is a block diagram of the power-on reset circuit and the low-voltage detection

LVDI monitors the power-supply voltage, and generates an internal reset signal when the voltage falls below a given value.

LVDI: Monitors the power-supply voltage, and generates an interrupt when the voltage below or rises above respective given values.

Two detection levels for reset generation voltage are available: when only the LVDR is used, or when the LVDI and LVDR circuits are both used.




Figure 17.1 Block Diagram around BGR




Figure 17.2 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection

compared voltage of the LVDI circuit, sets the detection levels for the LVDR circuit, enables or disables the LVDR circuit, and enables or disables generation of an interrupt when the power supply voltage rises above or falls below the respective levels.

Table 17.1 shows the relationship between the LVDCR settings and functions to be selected. LVDCR should be set according to table 17.1.

| Bit | Bit Name | Initial Value | R/W | Description |
|------------|-----------------|----------------------|------------|--|
| 7 | LVDE | 1* | R/W | LVD Enable 0: Low-voltage detection circuit is not used (standby mode) 1: Low-voltage detection circuit is used |
| 6 | BGRE | 1* | R/W | BGR Enable 0: BGR circuit is not used (standby mode) 1: BGR circuit is used |
| 5 | VDDII | 1* | R/W | LVDR External Compared Voltage Input Inhibit 0: Use external voltage as LVDI compared voltage 1: Use internal voltage as LVDI compared voltage |
| 4 | — | 1 | — | Reserved This bit is always read as 1 and cannot be modified. |

| | | | | | |
|---|-------|---|-----|-------------------------------|--|
| | | | | | 0: Disables an LVDR 1: Enables an LVDR |
| 1 | LVDDE | 0 | R/W | Voltage-Fall-Interrupt Enable | 0: Interrupt on the power-supply voltage falling 1: Interrupt on the power-supply voltage falling |
| 0 | LVDUE | 0 | R/W | Voltage-Rise-Interrupt Enable | 0: Interrupt on the power-supply voltage rising 1: Interrupt on the power-supply voltage rising |

Note: * Not initialized by an LVDR but initialized by a power-on reset or a watchdog timer.

Table 17.1 LVDCR Settings and Select Functions

| LVDCR Settings | | | | | | | Select Functions | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|------------------|------|--------------------------------------|
| LVDE | BGRE | VDDII | LVDSSEL | LVDRE | LVDDE | LVDUE | Power-On Reset | LVDR | Low-Voltage-Detection Fall Interrupt |
| 0 | * ¹ | * ² | * ² | * ² | * ² | * ² | √ | — | — |
| 1 | 1 | * ¹ | 1 | 1 | 0 | 0 | √ | √ | — |
| 1 | 1 | * ¹ | 0 | 0 | 1 | 0 | √ | — | √ |
| 1 | 1 | * ¹ | 0 | 0 | 1 | 1 | √ | — | √ |
| 1 | 1 | * ¹ | 0 | 1 | 1 | 1 | √ | √ | √ |

Notes: 1. Set these bits if necessary.

2. Settings are ignored.

- When the power-supply voltage falls below V_{int} (Typ. = 3.7 V)

[Clearing condition]

- When writing 0 to this bit after reading it as 1

| | | | | |
|---|-------|----|-----|------------------------------------|
| 0 | LVDUF | 0* | R/W | LVD Power-Supply Voltage Rise Flag |
|---|-------|----|-----|------------------------------------|

[Setting condition]

- When the power supply voltage falls below V_{int} while the LVDUE bit in LVDCR is set to 1 and rises above V_{int} (U) (Typ. = 4.0 V) before falling below V_{reset1} (Typ. = 2.3 V)

[Clearing condition]

- When writing 0 to this bit after reading it as 1

Note: * Initialized by an LVDR.

noise filter circuit which removes noise with less than 400 ns (Typ.) is included to prevent incorrect operation of this LSI caused by noise on the $\overline{\text{RES}}$ signal.

To achieve stable operation of this LSI, the power supply needs to rise to its full level and then fall within the specified time. The maximum time required for the power supply to rise and fall (t_{PWON}) is determined by the oscillation frequency (f_{OSC}) and capacitance which is connected to the $\overline{\text{RES}}$ pin ($C_{\overline{\text{RES}}}$). Where t_{PWON} is assumed to be the time required to reach 90 % of the full level of the power supply, the power supply circuit should be designed to satisfy the following formula.

$$t_{\text{PWON}} \text{ (ms)} \leq 90 \times C_{\overline{\text{RES}}} \text{ (\mu F)} + 162/f_{\text{OSC}} \text{ (MHz)}$$

$$(t_{\text{PWON}} \leq 3000 \text{ ms, } C_{\overline{\text{RES}}} \geq 0.22 \text{ }\mu\text{F, and } f_{\text{OSC}} = 10 \text{ in 2-MHz to 10-MHz operation)}$$

Note that the power supply voltage (V_{CC}) must fall below $V_{\text{por}} = 100 \text{ mV}$ to remove charge on the $\overline{\text{RES}}$ pin. After that, it can be risen. To remove charge on the $\overline{\text{RES}}$ pin, it is recommended that a diode should be placed to V_{CC} . If the power supply voltage (V_{CC}) rises from the point above, a power-on reset may not occur.

PSS counter starts

Reset released

Figure 17.3 Operational Timing of Power-On Reset Circuit

17.3.2 Low-Voltage Detection Circuit

(1) LVDR (Reset by Low Voltage Detection) Circuit

Figure 17.4 shows the timing of the operation of the LVDR circuit. The LVDR circuit is active after a power-on reset is released. To cancel the LVDR circuit, first the LVDRE bit in LVDR should be cleared to 0 and then the LVDE bit in LVDCR and, if necessary, the BGRE bit in LVDCR should be cleared to 0. The LVDE and the BGRE bits must not be cleared to 0 simultaneously with the LVDRE bit because incorrect operation may occur. To restart the LVDR circuit, set the LVDE and the BGRE bit to 1, wait for $50\ \mu\text{s}$ (t_{LVDRON}) given by a software timer until the reference voltage and the low-voltage-detection power supply have settled, then set the LVDRE bit to 1. After the output settings of ports must be made.

When the power-supply voltage falls below the Vreset voltage (2.3 V or 3.6 V (Typ.)), the LVDR circuit clears the $\overline{\text{LVDRES}}$ signal to 0, and resets prescaler S. The low-voltage detection reset signal remains in place until a power-on reset is generated. When the power-supply voltage rises above the Vreset voltage again, prescaler S starts counting. It counts 131,072 clock (ϕ) cycles, and then releases the internal reset signal. In this case, the LVDE, BGRE, VDDII, LVDSEL, and LVDSEL bits in LVDCR are not initialized.

Note that if the power supply voltage (V_{CC}) falls below $V_{\text{LVDRmin}} = 1.0\ \text{V}$ and then rises from this point, the low-voltage detection reset may not occur.

If the power supply voltage (V_{CC}) falls below $V_{\text{por}} = 100\ \text{mV}$, a power-on reset occurs.




Figure 17.4 Operating Timing of LVDR Circuit

**(2) Low Voltage Detection Interrupt (LVDI) Circuit
(When Internally Generated Voltage is used for Detection)**

Figure 17.5 shows the timing of the operation of the LVDI circuit.

The LVDI circuit is enabled after a power-on reset, however, the interrupt request is disabled. To enable the LVDI, the LVDDF bit and LVDUF bit in LVDSR must be cleared to 0 and the LVDDE bit or LVDUE bit in LVDCCR must be set to 1. After that, the output settings of ports must be made.

To cancel the LVDI, follow the procedures written in section 17.3.2 (4), Operating Procedures for Enabling/Disabling LVDR and LVDI Circuits.

To restart the LVDI circuit after standby mode, set the LVDE bit to 1, write 1 to VDDIF (if necessary), and wait for $50 \mu\text{s}$ (t_{LVDOON}) given by a software timer until the reference voltage and low-voltage detection power supply have settled. Then, clear the LVDDF and LVDUF bits and set the LVDDE or the LVDUE bit to 1. After that, the output settings of ports must be made.

When the power-supply voltage falls below V_{int} (D) (Typ. = 3.7 V) voltage, the LVDI circuit clears the $\overline{\text{LVDINT}}$ signal to 0 and sets the LVDDF bit to 1. If the LVDDE bit is 1 at this time, the IRQ0 interrupt request is generated. In this case, the necessary data must be saved in the




Figure 17.5 Operational Timing of LVDI Circuit

To cancel the LVDI, follow the procedures written in section 17.3.2 (4), Operating Procedure 4: Enabling/Disabling LVDR and LVDI Circuits.

When the external comparison voltage of ExtD pin falls below the Vexd (D) (Typ. = 1.1 V) voltage, the LVDI clears the $\overline{\text{LVDINT}}$ signal to 0 and sets the LVDDF bit in LVDSR to 1. If the LVDDE bit is 1 at this time, an IRQ0 interrupt request is generated. In this case, the necessary data must be saved in the external EEPROM, and a transition to standby mode or sub-standby mode must be made. Until this processing is completed, the power supply voltage must be higher than the lower limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below the Vreset1 (Typ. = 2.3 V) voltage and the input voltage of the ExtU pin rises above Vexd (Typ. = 1.15 V) voltage, the LVDI circuit sets the $\overline{\text{LVDINT}}$ signal to 1. If the LVDUE bit is 1 at this time, the LVDUF bit in LVDSR is set to 1 and an IRQ0 interrupt request is generated.

If the power supply voltage falls below the Vreset1 (Typ. = 2.3 V) voltage, this LSI enters the voltage detection reset operation. When the voltages input on the ExtU and ExtD pins are higher than the compared voltage, ensure to use the LVDR (reset detection voltage: Typ. = 2.3 V) circuit.




Figure 17.6 Operational Timing of LVDI Circuit (When Compared Voltage is 1 through ExtU and ExtD Pins)

When the voltages input on the ExtU and ExtD pins are used as the compared voltage, the LVDDII bit to 0.

3. Wait for $50\ \mu\text{s}$ (t_{LVDON}) given by a software timer until the reference voltage and the voltage-detection power supply have settled. Then, clear the LVDDF and LVDUF bits. LVDSR to 0 and set the LVDRE, LVDDE, and LVDUE bits in LVDCR to 1, if needed.




Figure 17.7 Timing for Enabling/Disabling of Low-Voltage Detection Circuit

18.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the V_{CC} pin, and connect a capacitance of approximately μF between V_{CL} and V_{SS} , as shown in figure 18.1. The internal step-down circuit is made simply by adding this external circuit. In the external circuit interface, the external power voltage connected to V_{CC} and the GND potential connected to V_{SS} are the reference levels. For example, for port input/output levels, the V_{CC} level is the reference for the high level, and the V_{SS} level is that for the low level. The A/D converter analog power supply is not affected by the internal step-down circuit.




Figure 18.1 Power Supply Connection when Internal Step-Down Circuit is Used




Figure 18.2 Power Supply Connection when Internal Step-Down Circuit is Not

- The number of access states is indicated.
2. Register bits
 - Bit configurations of the registers are described in the same order as the register address.
 - Reserved bits are indicated by — in the bit name column.
 - When registers consist of 16 bits, bits are described from the MSB side.
 3. Register states in each operating mode
 - Register states are described in the same order as the register addresses.
 - The register states described here are for the basic operating modes. If there is a special mode for an on-chip peripheral module, refer to the section on that on-chip peripheral module.

| | | | | | |
|--|----------------------|---|--------|-------------------------------|---|
| Low-voltage-detection status register | LVDSR | 8 | H'F731 | Low-voltage detection circuit | 8 |
| Clock control status register | CKCSR | 8 | H'F734 | Clock oscillator | 8 |
| RC control register | RCCR | 8 | H'F735 | On-chip oscillator | 8 |
| RC trimming data protect register | RCTRMDPR | 8 | H'F736 | On-chip oscillator | 8 |
| RC trimming data register | RCTRMDR | 8 | H'F737 | On-chip oscillator | 8 |
| I ² C bus control register 1 | ICCR1 | 8 | H'F748 | IIC2 | 8 |
| I ² C bus control register 2 | ICCR2 | 8 | H'F749 | IIC2 | 8 |
| I ² C bus mode register | ICMR | 8 | H'F74A | IIC2 | 8 |
| I ² C bus interrupt enable register | ICIER | 8 | H'F74B | IIC2 | 8 |
| I ² C bus status register | ICSR | 8 | H'F74C | IIC2 | 8 |
| Slave address register | SAR | 8 | H'F74D | IIC2 | 8 |
| I ² C bus transmit data register | ICDRT | 8 | H'F74E | IIC2 | 8 |
| I ² C bus receive data register | ICDRR | 8 | H'F74F | IIC2 | 8 |
| Timer mode register B1 | TMB1 | 8 | H'F760 | Timer B1 | 8 |
| Timer counter B1/Timer load register B1 | TCB1(R)/ TLB1 (W) | 8 | H'F761 | Timer B1 | 8 |
| Timer mode register W | TMRW | 8 | H'FF80 | Timer W | 8 |
| Timer control register W | TCRW | 8 | H'FF81 | Timer W | 8 |
| Timer interrupt enable register W | TIERW | 8 | H'FF82 | Timer W | 8 |
| Timer status register W | TSRW | 8 | H'FF83 | Timer W | 8 |

| | | | | | |
|----------------------------------|--------|----|--------|-------------------|---|
| Flash memory control register 1 | FLMCR1 | 8 | H'FF95 | ROM | 8 |
| Flash memory control register 2 | FLMCR2 | 8 | H'FF91 | ROM | 8 |
| Erase block register 1 | EBR1 | 8 | H'FF93 | ROM | 8 |
| Flash memory enable register | FENR | 8 | H'FF9B | ROM | 8 |
| Timer control register V0 | TCRV0 | 8 | H'FFA0 | Timer V | 8 |
| Timer control/status register V | TCSR V | 8 | H'FFA1 | Timer V | 8 |
| Timer constant register A | TCORA | 8 | H'FFA2 | Timer V | 8 |
| Timer constant register B | TCORB | 8 | H'FFA3 | Timer V | 8 |
| Timer counter V | TCNTV | 8 | H'FFA4 | Timer V | 8 |
| Timer control register V1 | TCRV1 | 8 | H'FFA5 | Timer V | 8 |
| Serial mode register | SMR | 8 | H'FFA8 | SCI3 | 8 |
| Bit rate register | BRR | 8 | H'FFA9 | SCI3 | 8 |
| Serial control register 3 | SCR3 | 8 | H'FFAA | SCI3 | 8 |
| Transmit data register | TDR | 8 | H'FFAB | SCI3 | 8 |
| Serial status register | SSR | 8 | H'FFAC | SCI3 | 8 |
| Receive data register | RDR | 8 | H'FFAD | SCI3 | 8 |
| Sampling mode register | SPMR | 8 | H'FFAE | SCI3 | 8 |
| A/D data register A | ADDRA | 16 | H'FFB0 | A/D converter | 8 |
| A/D data register B | ADDRB | 16 | H'FFB2 | A/D converter | 8 |
| A/D data register C | ADDRC | 16 | H'FFB4 | A/D converter | 8 |
| A/D data register D | ADDRD | 16 | H'FFB6 | A/D converter | 8 |
| A/D control/status register | ADCSR | 8 | H'FFB8 | A/D converter | 8 |
| A/D control register | ADCR | 8 | H'FFB9 | A/D converter | 8 |
| Timer control/status register WD | TCSRWD | 8 | H'FFC0 | WDT* ² | 8 |

| | | | | | |
|----------------------------------|--------|---|--------|---------------|---|
| Break data register E | BDRE | 8 | H'FFCD | Address break | 8 |
| Port pull-up control register 1 | PUCR1 | 8 | H'FFD0 | I/O port | 8 |
| Port pull-up control register 5 | PUCR5 | 8 | H'FFD1 | I/O port | 8 |
| Port data register 1 | PDR1 | 8 | H'FFD4 | I/O port | 8 |
| Port data register 2 | PDR2 | 8 | H'FFD5 | I/O port | 8 |
| Port data register 5 | PDR5 | 8 | H'FFD8 | I/O port | 8 |
| Port data register 7 | PDR7 | 8 | H'FFDA | I/O port | 8 |
| Port data register 8 | PDR8 | 8 | H'FFDB | I/O port | 8 |
| Port data register B | PDRB | 8 | H'FFDD | I/O port | 8 |
| Port data register C | PDRC | 8 | H'FFDE | I/O port | 8 |
| Port mode register 1 | PMR1 | 8 | H'FFE0 | I/O port | 8 |
| Port mode register 5 | PMR5 | 8 | H'FFE1 | I/O port | 8 |
| Port control register 1 | PCR1 | 8 | H'FFE4 | I/O port | 8 |
| Port control register 2 | PCR2 | 8 | H'FFE5 | I/O port | 8 |
| Port control register 5 | PCR5 | 8 | H'FFE8 | I/O port | 8 |
| Port control register 7 | PCR7 | 8 | H'FFEA | I/O port | 8 |
| Port control register 8 | PCR8 | 8 | H'FFEB | I/O port | 8 |
| Port control register C | PCRC | 8 | H'FFEE | I/O port | 8 |
| System control register 1 | SYSCR1 | 8 | H'FFF0 | Power-down | 8 |
| System control register 2 | SYSCR2 | 8 | H'FFF1 | Power-down | 8 |
| Interrupt edge select register 1 | IEGR1 | 8 | H'FFF2 | Interrupts | 8 |
| Interrupt edge select register 2 | IEGR2 | 8 | H'FFF3 | Interrupts | 8 |
| Interrupt enable register 1 | IENR1 | 8 | H'FFF4 | Interrupts | 8 |
| Interrupt enable register 2 | IENR2 | 8 | H'FFF5 | Interrupts | 8 |

| | | | | | | | | | |
|-----------------------|--------|--------|--------|---------|--------|--------|--------|--------|---|
| RCCR | RCSTP | FSEL | VCLSEL | — | — | — | RCPSC1 | RCPSC0 | C |
| RCTRMDPR | WRI | PRWE | LOCKDW | TRMDRWE | — | — | — | — | |
| RCTRMDR | TRMD7 | TRMD6 | TRMD5 | TRMD4 | TRMD3 | TRMD2 | TRMD1 | TRMD0 | |
| ICCR1 | ICE | RCVD | MST | TRS | CKS3 | CKS2 | CKS1 | CKS0 | I |
| ICCR2 | BBSY | SCP | SDAO | SDAOP | SCLO | — | IICRST | — | |
| ICMR | MLS | WAIT | — | — | BCWP | BC2 | BC1 | BC0 | |
| ICIER | TIE | TEIE | RIE | NAKIE | STIE | ACKE | ACKBR | ACKBT | |
| ICSR | TDRE | TEND | RDRF | NACKF | STOP | AL/OVE | AAS | ADZ | |
| SAR | SVA6 | SVA5 | SVA4 | SVA3 | SVA2 | SVA1 | SVA0 | FS | |
| ICDRT | ICDRT7 | ICDRT6 | ICDRT5 | ICDRT4 | ICDRT3 | ICDRT2 | ICDRT1 | ICDRT0 | |
| ICDRR | ICDRR7 | ICDRR6 | ICDRR5 | ICDRR4 | ICDRR3 | ICDRR2 | ICDRR1 | ICDRR0 | |
| TMB1 | TMB17 | — | — | — | — | TMB12 | TMB11 | TMB10 | T |
| TCB1 (R)/ TLB1 (W) | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 | |
| TMRW | CTS | — | BUFEB | BUFEA | — | PWMD | PWMC | PWMB | T |
| TCRW | CCLR | CKS2 | CKS1 | CKS0 | TOD | TOC | TOB | TOA | |
| TIERW | OVIE | — | — | — | IMIED | IMIEC | IMIEB | IMIEA | |
| TSRW | OVF | — | — | — | IMFD | IMFC | IMFB | IMFA | |
| TIOR0 | — | IOB2 | IOB1 | IOB0 | — | IOA2 | IOA1 | IOA0 | |
| TIOR1 | — | IOD2 | IOD1 | IOD0 | — | IOC2 | IOC1 | IOC0 | |
| TCNT | TCNT15 | TCNT14 | TCNT13 | TCNT12 | TCNT11 | TCNT10 | TCNT9 | TCNT8 | |
| | TCNT7 | TCNT6 | TCNT5 | TCNT4 | TCNT3 | TCNT2 | TCNT1 | TCNT0 | |
| GRA | GRA15 | GRA14 | GRA13 | GRA12 | GRA11 | GRA10 | GRA9 | GRA8 | |
| | GRA7 | GRA6 | GRA5 | GRA4 | GRA3 | GRA2 | GRA1 | GRA0 | |
| GRB | GRB15 | GRB14 | GRB13 | GRB12 | GRB11 | GRB10 | GRB9 | GRB8 | |
| | GRB7 | GRB6 | GRB5 | GRB4 | GRB3 | GRB2 | GRB1 | GRB0 | |

| | | | | | | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| TCV5 | CMFB | CMFA | OVF | — | OS3 | OS2 | OS1 | OS0 |
| TCORA | TCORA7 | TCORA6 | TCORA5 | TCORA4 | TCORA3 | TCORA2 | TCORA1 | TCORA0 |
| TCORB | TCORB7 | TCORB6 | TCORB5 | TCORB4 | TCORB3 | TCORB2 | TCORB1 | TCORB0 |
| TCNTV | TCNTV7 | TCNTV6 | TCNTV5 | TCNTV4 | TCNTV3 | TCNTV2 | TCNTV1 | TCNTV0 |
| TCRV1 | — | — | — | TVEG1 | TVEG0 | TRGE | — | ICKS0 |
| SMR | COM | CHR | PE | PM | STOP | MP | CKS1 | CKS0 |
| BRR | BRR7 | BRR6 | BRR5 | BRR4 | BRR3 | BRR2 | BRR1 | BRR0 |
| SCR3 | TIE | RIE | TE | RE | MPIE | TEIE | CKE1 | CKE0 |
| TDR | TDR7 | TDR6 | TDR5 | TDR4 | TDR3 | TDR2 | TDR1 | TDR0 |
| SSR | TDRE | RDRF | OER | FER | PER | TEND | MPBR | MPBT |
| RDR | RDR7 | RDR6 | RDR5 | RDR4 | RDR3 | RDR2 | RDR1 | RDR0 |
| SPMR | — | — | — | — | — | STDSPM | — | — |
| ADDRA | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 |
| | AD1 | AD0 | — | — | — | — | — | — |
| ADDRB | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 |
| | AD1 | AD0 | — | — | — | — | — | — |
| ADDRC | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 |
| | AD1 | AD0 | — | — | — | — | — | — |
| ADDRD | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 |
| | AD1 | AD0 | — | — | — | — | — | — |
| ADCSR | ADF | ADIE | ADST | SCAN | CKS | CH2 | CH1 | CH0 |
| ADCR | TRGE | — | — | — | — | — | — | — |
| TCSRWD | B6WI | TCWE | B4WI | TCSRWE | B2WI | WDON | B0WI | WRST |
| TCWD | TCWD7 | TCWD6 | TCWD5 | TCWD4 | TCWD3 | TCWD2 | TCWD1 | TCWD0 |
| TMWD | — | — | — | — | CKS3 | CKS2 | CKS1 | CKS0 |

| | | | | | | | | | |
|--------|-------|--------|--------|--------|-------|-------|-------|-------|------|
| PDR1 | P17 | — | — | P14 | — | — | — | — | |
| PDR2 | — | — | — | — | — | P22 | P21 | P20 | |
| PDR5 | P57 | P56 | P55 | — | — | — | — | — | |
| PDR7 | — | P76 | P75 | P74 | — | — | — | — | |
| PDR8 | — | — | — | P84 | P83 | P82 | P81 | P80 | |
| PDRB | — | — | — | — | PB3 | PB2 | PB1 | PB0 | |
| PDRC | — | — | — | — | — | — | PC1 | PC0 | |
| PMR1 | IRQ3 | — | — | IRQ0 | — | — | TXD | — | |
| PMR5 | — | — | WKP5 | — | — | — | — | — | |
| PCR1 | PCR17 | — | — | PCR14 | — | — | — | — | |
| PCR2 | — | — | — | — | — | PCR22 | PCR21 | PCR20 | |
| PCR5 | PCR57 | PCR56 | PCR55 | — | — | — | — | — | |
| PCR7 | — | PCR76 | PCR75 | PCR74 | — | — | — | — | |
| PCR8 | — | — | — | PCR84 | PCR83 | PCR82 | PCR81 | PCR80 | |
| PCRC | — | — | — | — | — | — | PCRC1 | PCRC0 | |
| SYSCR1 | SSBY | STS2 | STS1 | STS0 | — | — | — | — | Por |
| SYSCR2 | SMSEL | — | DTON | MA2 | MA1 | MA0 | — | — | |
| IEGR1 | — | — | — | — | IEG3 | — | — | IEG0 | Inte |
| IEGR2 | — | — | WPEG5 | — | — | — | — | — | |
| IENR1 | IENDT | — | IENWP | — | IEN3 | — | — | IEN0 | |
| IENR2 | — | — | IENRB1 | — | — | — | — | — | |
| IRR1 | IRRDT | — | — | — | IRRI3 | — | — | IRRI0 | |
| IRR2 | — | — | IRRTB1 | — | — | — | — | — | |
| IWPR | — | — | IWPF5 | — | — | — | — | — | |
| MSTCR1 | — | MSTIIC | MSTS3 | MSTAD | MSTWD | MSTTW | MSTTV | — | Por |
| MSTCR2 | — | — | — | MSTTB1 | — | — | — | — | |

Note: * WDT:Watchdog timer

| | | | | | | |
|-----------|-------------|---|---|-------------|-------------|----------|
| ICCR1 | Initialized | — | — | — | — | IC2 |
| ICCR2 | Initialized | — | — | — | — | |
| ICMR | Initialized | — | — | — | — | |
| ICIER | Initialized | — | — | — | — | |
| ICSR | Initialized | — | — | — | — | |
| SAR | Initialized | — | — | — | — | |
| ICDRT | Initialized | — | — | — | — | |
| ICDRR | Initialized | — | — | — | — | |
| TMB1 | Initialized | — | — | — | — | Timer B1 |
| TCB1/TLB1 | Initialized | — | — | — | — | |
| TMRW | Initialized | — | — | — | — | Timer W |
| TCRW | Initialized | — | — | — | — | |
| TIERW | Initialized | — | — | — | — | |
| TSRW | Initialized | — | — | — | — | |
| TIOR0 | Initialized | — | — | — | — | |
| TIOR1 | Initialized | — | — | — | — | |
| TCNT | Initialized | — | — | — | — | |
| GRA | Initialized | — | — | — | — | |
| GRB | Initialized | — | — | — | — | |
| GRC | Initialized | — | — | — | — | |
| GRD | Initialized | — | — | — | — | |
| FLMCR1 | Initialized | — | — | Initialized | Initialized | ROM |
| FLMCR2 | Initialized | — | — | Initialized | Initialized | |
| EBR1 | Initialized | — | — | Initialized | Initialized | |
| FENR | Initialized | — | — | Initialized | Initialized | |
| TCRV0 | Initialized | — | — | Initialized | Initialized | Timer V |

| | | | | | | |
|--------|-------------|---|---|-------------|-------------|---------------|
| SSR | Initialized | — | — | Initialized | Initialized | |
| RDR | Initialized | — | — | Initialized | Initialized | |
| SPMR | Initialized | — | — | Initialized | Initialized | |
| ADDRA | Initialized | — | — | Initialized | Initialized | A/D converter |
| ADDRB | Initialized | — | — | Initialized | Initialized | |
| ADDRC | Initialized | — | — | Initialized | Initialized | |
| ADDRD | Initialized | — | — | Initialized | Initialized | |
| ADCSR | Initialized | — | — | Initialized | Initialized | |
| ADCR | Initialized | — | — | Initialized | Initialized | |
| TCSRWD | Initialized | — | — | — | — | WDT* |
| TCWD | Initialized | — | — | — | — | |
| TMWD | Initialized | — | — | — | — | |
| ABRKCR | Initialized | — | — | — | — | Address Break |
| ABRKSR | Initialized | — | — | — | — | |
| BARH | Initialized | — | — | — | — | |
| BARL | Initialized | — | — | — | — | |
| BDRH | Initialized | — | — | — | — | |
| BDRL | Initialized | — | — | — | — | |
| PUCR1 | Initialized | — | — | — | — | I/O port |
| PUCR5 | Initialized | — | — | — | — | |
| PDR1 | Initialized | — | — | — | — | |
| PDR2 | Initialized | — | — | — | — | |
| PDR5 | Initialized | — | — | — | — | |
| PDR7 | Initialized | — | — | — | — | |
| PDR8 | Initialized | — | — | — | — | |
| PDRB | Initialized | — | — | — | — | |


| | | | | | | |
|--------|-------------|---|---|---|---|------------|
| SYSCR1 | Initialized | — | — | — | — | Power-down |
| SYSCR2 | Initialized | — | — | — | — | |
| IEGR1 | Initialized | — | — | — | — | Interrupts |
| IEGR2 | Initialized | — | — | — | — | |
| IENR1 | Initialized | — | — | — | — | |
| IENR2 | Initialized | — | — | — | — | |
| IRR1 | Initialized | — | — | — | — | |
| IRR2 | Initialized | — | — | — | — | |
| IWPR | Initialized | — | — | — | — | |
| MSTCR1 | Initialized | — | — | — | — | Power-down |
| MSTCR2 | Initialized | — | — | — | — | |

Note: — is not initialized

* WDT: Watchdog timer


| Port B | | -0.3 to $AV_{CC} + 0.3$ V | V |
|-----------------------|-----------|-----------------------------|-------------|
| Operating temperature | T_{opr} | -20 to $+75$ | $^{\circ}C$ |
| Storage temperature | T_{stg} | -55 to $+125$ | $^{\circ}C$ |

Note: * Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.




- $AV_{CC} = 3.0$ to 5.5 V
- Active mode
 - Sleep mode

2. Power supply voltage and operating frequency range



- $AV_{CC} = 3.0$ to 5.5 V
- Active mode
 - Sleep mode
- (When $MA2 = 0$ in SYSCR2)



- $AV_{CC} = 3.0$ to 5.5 V
- Active mode
 - Sleep mode
- (When $MA2 = 1$ in SYSCR2)

Vcc = 3.0 to 5.5 V

- Active mode
- Sleep mode

| | | | | | | | |
|----------------------|----------|---|---|----------------------|---|----------------------|---|
| | | FTIOA to FTIOD, SCK3, TRGV | | | | | |
| | | RXD, SCL, SDA, P17, P14, P22 to P20, P57 to P55, P76 to P74, P84 to P80, PC1, PC0 | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | $V_{cc} \times 0.7$ | — | $V_{cc} + 0.3$ | V |
| | | | | $V_{cc} \times 0.8$ | — | $V_{cc} + 0.3$ | V |
| | | PB3 to PB0 | $AV_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | $AV_{cc} \times 0.7$ | — | $AV_{cc} + 0.3$ | V |
| | | | $AV_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$ | $AV_{cc} \times 0.8$ | — | $AV_{cc} + 0.3$ | V |
| | | OSC1 | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | $V_{cc} - 0.5$ | — | $V_{cc} + 0.3$ | V |
| | | | | $V_{cc} - 0.3$ | | $V_{cc} + 0.3$ | V |
| Input low voltage | V_{IL} | RES, NMI, WKP5, IRQ0, IRQ3, ADTRG, TMRIV, TMCIV, FTCL, FTIOA to FTIOD, SCK3, TRGV | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | $V_{cc} \times 0.2$ | V |
| | | RXD, SCL, SDA, P17, P14, P22 to P20, P57 to P55, P76 to P74, P84 to P80, PC1, PC0 | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | $V_{cc} \times 0.3$ | V |
| | | | | -0.3 | — | $V_{cc} \times 0.2$ | V |
| | | PB3 to PB0 | $AV_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | $AV_{cc} \times 0.3$ | V |
| | | | $AV_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | $AV_{cc} \times 0.2$ | V |
| | | OSC1 | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | 0.5 | V |
| | | | | -0.3 | — | 0.3 | V |

| | | $I_{OH} = 0.1 \text{ mA}$ | | | | | |
|------------------------------|--|--|--|---------------------------|---|-----|---------------|
| Output low voltage | V_{OL} | P17, P14, P22 to P20, P57 to P55, P76 to P74, PC1, PC0 | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 0.6 | V |
| | | | $I_{OL} = 1.6 \text{ mA}$ | | | | |
| | | | $I_{OL} = 0.4 \text{ mA}$ | — | — | 0.4 | V |
| | | P84 to P80 | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 1.5 | V |
| | | | $I_{OL} = 20.0 \text{ mA}$ | | | | |
| | | | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 1.0 | V |
| | | | $I_{OL} = 10.0 \text{ mA}$ | | | | |
| | | | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 0.4 | V |
| | | | | $I_{OL} = 1.6 \text{ mA}$ | | | |
| | | | | $I_{OL} = 0.4 \text{ mA}$ | — | — | 0.4 |
| SCL, SDA | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 0.6 | V | | |
| | $I_{OL} = 6.0 \text{ mA}$ | | | | | | |
| | $I_{OL} = 3.0 \text{ mA}$ | — | — | 0.4 | V | | |
| Input/output leakage current | $ I_{IL} $ | OSC1, $\overline{\text{NMI}}$, $\overline{\text{WKP5}}$, $\overline{\text{IRQ0}}$, $\overline{\text{IRQ3}}$, $\overline{\text{ADTRG}}$, TRGV, TMRIV, TMCIV, FTCl, FTIOA to FTIOD, RXD, SCK3, SCL, SDA | $V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$ | — | — | 1.0 | μA |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | P17, P14, P22 to P20, P57 to P55, P76 to P74, P84 to P80, PC1, PC0 | $V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$ | — | — | 1.0 | μA |
| | | PB3 to PB0 | $V_{IN} = 0.5 \text{ V to } (AV_{CC} - 0.5 \text{ V})$ | — | — | 1.0 | μA |

| | | | | | | | | |
|-----------------------------------|--------------|----------|---|---|-----|------|---------------|---|
| consumption | | | Active mode 1 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 9.6 | — | mA | F |
| | I_{OPE2} | V_{CC} | Active mode 2 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 2.0 | 2.5 | mA | * |
| | | | Active mode 2 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 1.5 | — | mA | F |
| Sleep mode current consumption | I_{SLEEP1} | V_{CC} | Sleep mode 1 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 7.2 | 12.0 | mA | * |
| | | | Sleep mode 1 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 6.0 | — | mA | F |
| | I_{SLEEP2} | V_{CC} | Sleep mode 2 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 1.8 | 2.2 | mA | * |
| | | | Sleep mode 2 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 1.4 | — | mA | F |
| Subsleep mode current consumption | I_{SUBSP} | V_{CC} | $V_{CC} = 5.0\text{ V}$ LVDE = 0, BGRE = 0 | — | — | 5.0 | μA | * |
| Standby mode current consumption | I_{STBY} | V_{CC} | LVDE = 0, BGRE = 0 | — | — | 5.0 | μA | * |

| | | | | |
|---------------|----------|-----------------------------------|----------|---------------------------|
| Sleep mode 1 | V_{CC} | Only timers operate | V_{CC} | resonator, and oscillator |
| Sleep mode 2 | | Only timers operate ($\phi/64$) | | |
| Subsleep mode | V_{CC} | CPU and timers both stop | V_{CC} | — |
| Standby mode | | | | |

| | | | | | | |
|---|--------------------|---|--|---|---|------|
| | | SDA | | | | |
| | | P84 to P80 | | | — | 10.0 |
| | | SCL, SDA | | | — | 6.0 |
| Allowable output low current (total) | $\sum I_{OL}$ | Output pins except P84 to P80, SCL, and SDA | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 40.0 |
| | | P84 to P80, SCL, and SDA | | — | — | 80.0 |
| | | Output pins except P84 to P80, SCL, and SDA | | — | — | 20.0 |
| | | P84 to P80, SCL, and SDA | | — | — | 40.0 |
| Allowable output high current (per pin) | $ -I_{OH} $ | Output pins except P56, P57 | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 4.0 |
| | | | | — | — | 0.2 |
| | | P56, P57 | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 2.0 |
| | | | | — | — | 0.2 |
| Allowable output high current (total) | $ -\sum I_{OH} $ | All output pins | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 40.0 |
| | | | | | — | — |

| | | | | | | |
|--|------------------------|---|------|---|------|-----------|
| time | | | — | — | 32.0 | μ s |
| Instruction cycle time | | | 2 | — | — | t_{cyc} |
| Oscillation stabilization time (crystal resonator) | t_{tc} | OSC1, OSC2 | — | — | 10.0 | ms |
| Oscillation stabilization time (ceramic resonator) | t_{tc} | OSC1, OSC2 | — | — | 5.0 | ms |
| External clock high width | t_{CPH} | OSC1 | 35.0 | — | — | ns |
| External clock low width | t_{CPL} | OSC1 | 35.0 | — | — | ns |
| External clock rise time | t_{CPr} | OSC1 | — | — | 15.0 | ns |
| External clock fall time | t_{CPf} | OSC1 | — | — | 15.0 | ns |
| \overline{RES} pin low width*4 | t_{REL} | \overline{RES} | 2500 | — | — | ns |
| \overline{NMI} pin high width | $t_{IH\overline{NMI}}$ | \overline{NMI} | 1500 | — | — | ns |
| \overline{NMI} pin low width | $t_{IL\overline{NMI}}$ | \overline{NMI} | 1500 | — | — | ns |
| Input pin high width | t_{IH} | $\overline{IRQ0}$, $\overline{IRQ3}$, WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTCl, FTIOA to FTIOD | 2 | — | — | t_{cyc} |
| Input pin low width | t_{IL} | $\overline{IRQ0}$, $\overline{IRQ3}$, WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTCl, FTIOA to FTIOD | 2 | — | — | t_{cyc} |

- Notes:
1. Determined by MA2 to MA0 in system control register 2 (SYSCR2).
 2. For the oscillation frequency of the masked ROM version, refer to the electrical characteristics specified separately.
 3. The values are for reference.
 4. Except when power-on reset circuit is used.

| | | | | | | |
|---|------------|----------------------------|-----------------|------------|--------|--------|
| SCL and SDA input fall time | t_{SI} | — | — | 300 | ns | |
| SCL and SDA input spike pulse removal time | t_{SP} | — | — | $1t_{cyc}$ | ns | |
| SDA input bus-free time | t_{BUF} | — | $5t_{cyc}$ | — | ns | |
| Start condition input hold time | t_{STAH} | — | $3t_{cyc}$ | — | ns | |
| Retransmission start condition input setup time | t_{STAS} | — | $3t_{cyc}$ | — | ns | |
| Setup time for stop condition input | t_{STOS} | — | $3t_{cyc}$ | — | ns | |
| Data input setup time | t_{SDAS} | — | $1t_{cyc} + 20$ | — | ns | |
| Data input hold time | t_{SDAH} | — | 0 | — | ns | |
| Capacitive load of SCL and SDA | c_b | — | 0 | — | 400 pF | |
| SCL and SDA output fall time | t_{Sf} | $V_{CC} = 4.0$ to 5.5 V | — | — | — | 250 ns |
| | | | — | — | — | 300 ns |

| | | | | | | | |
|--|-----------|-----|------|---|---|-----------|----|
| Transmit data delay time (clocked synchronous) | t_{TXD} | TXD | — | — | 1 | t_{cyc} | ns |
| Receive data setup time (clocked synchronous) | t_{RXS} | RXD | 83.3 | — | — | | ns |
| Receive data hold time (clocked synchronous) | t_{RXH} | RXD | 83.3 | — | — | | ns |

| | | | | | | | |
|-----------------------------------|--------------------|------------|--------------------------------------|-----|----|-----------|---------------|
| Analog power supply current | AI_{OPE} | AV_{CC} | $AV_{CC} = 5.0\text{ V}$ | — | — | 2.0 | mA |
| | | | $f_{OSC} = 12\text{ MHz}$ | | | | |
| | AI_{STOP1} | AV_{CC} | | — | 50 | — | μA |
| | AI_{STOP2} | AV_{CC} | | — | — | 5.0 | μA |
| Analog input capacitance | C_{AIN} | AN3 to AN0 | | — | — | 30.0 | pF |
| Allowable signal source impedance | R_{AIN} | AN3 to AN0 | | — | — | 5.0 | k Ω |
| Resolution (data length) | | | | 10 | 10 | 10 | bit |
| Conversion time (single mode) | | | $AV_{CC} = 3.0\text{ V}$ to 5.5 V | 134 | — | — | t_{cyc} |
| | Nonlinearity error | | | — | — | ± 7.5 | LSB |
| | Offset error | | | — | — | ± 7.5 | LSB |
| | Full-scale error | | | — | — | ± 7.5 | LSB |
| | Quantization error | | | — | — | ± 0.5 | LSB |
| | Absolute accuracy | | | — | — | ± 8.0 | LSB |
| Conversion time (single mode) | | | $AV_{CC} = 4.0\text{ V}$ to 5.5 V | 70 | — | — | t_{cyc} |
| | Nonlinearity error | | | — | — | ± 7.5 | LSB |
| | Offset error | | | — | — | ± 7.5 | LSB |
| | Full-scale error | | | — | — | ± 7.5 | LSB |
| | Quantization error | | | — | — | ± 0.5 | LSB |
| | Absolute accuracy | | | — | — | ± 8.0 | LSB |

2. I_{STOP1} is the current in active and sleep modes while the A/D converter is idle.
3. I_{STOP2} is the current at reset and in standby and subsleep modes while the A/D converter is idle.

20.2.5 Watchdog Timer Characteristics

Table 20.7 Watchdog Timer Characteristics

$V_{CC} = 3.0\text{ V to }5.5\text{ V}$, $V_{SS} = 0.0\text{ V}$, $T_a = -20^\circ\text{C to }+75^\circ\text{C}$, unless otherwise specified.

| Item | Symbol | Applicable Pins | Test Condition | Values | | | Unit | Notes |
|-----------------------------------|-----------|-----------------|----------------|--------|------|------|------|-------|
| | | | | Min. | Typ. | Max. | | |
| Internal oscillator overflow time | t_{OVF} | | | 0.2 | 0.4 | — | s | * |

Note: * Shows the time to count from 0 to 255, at which point an internal reset is generated when the internal oscillator is selected.

| | | | | | |
|---|---------------|--------------------------------------|-----|-----|-----|
| Reset detection voltage 1* ¹ | Vreset1 | LVDSEL = 0 | 2.0 | 2.3 | 2.7 |
| Reset detection voltage 2* ² | Vreset2 | LVDSEL = 1 | 3.0 | 3.6 | 4.2 |
| Lower-limit voltage of LVDR operation* ³ | $V_{LVDRmin}$ | | 1.0 | — | — |
| LVD stabilization time | t_{LVDRON} | | 50 | — | — |
| Current consumption in standby mode | I_{STBY} | LVDE = 1, BGRE = 1 Vcc = 5.0 V | — | — | 350 |

- Notes: 1. This voltage should be used when the falling and rising voltage detection function is used.
2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.
3. When the power-supply voltage (Vcc) falls below $V_{LVDRmin} = 1.0$ V and then rises above it, a reset may not occur. Therefore sufficient evaluation is required.

20.2.7 LVDI External Voltage Detection Circuit Characteristics

Table 20.9 LVDI External Voltage Detection Circuit Characteristics

Vcc = 4.5 to 5.5 V, AVcc = 3.0 to 5.5 V, Vss = 0.0 V, Ta = -20 to +75°C


| Item | Symbol | Test Condition | Values | | |
|-----------------------------------|---------|----------------|--------|------|---|
| | | | Min. | Typ. | Max. |
| ExtD/ExtU input detection voltage | Vexd | | 0.85 | 1.15 | 1.45 |
| ExtD/ExtU input voltage range | VextD/U | VextD > VextU | -0.3 | — | Lower voltage, either AVcc + 0.3 or Vcc + 0.3 |

charge of the RES pin is removed completely. In order to remove charge of the
pin, it is recommended that the diode be placed in the Vcc side. If the power-supply
voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur.

| | | | | | | | |
|---|--|----|-----------|------------------------|-----|-----|-----|
| Programming | Wait time after SWE bit setting* ¹ | x | | 1 | — | — | |
| | Wait time after PSU bit setting* ¹ | y | | 50 | — | — | |
| | Wait time after P bit setting* ¹ * ⁴ | z1 | 1 ≤ n ≤ 6 | 28 | 30 | 32 | |
| | | | z2 | 7 ≤ n ≤ 1000 | 198 | 200 | 202 |
| | | | z3 | Additional-programming | 8 | 10 | 12 |
| | Wait time after P bit clear* ¹ | α | | 5 | — | — | |
| | Wait time after PSU bit clear* ¹ | β | | 5 | — | — | |
| | Wait time after PV bit setting* ¹ | γ | | 4 | — | — | |
| | Wait time after dummy write* ¹ | ε | | 2 | — | — | |
| | Wait time after PV bit clear* ¹ | η | | 2 | — | — | |
| Wait time after SWE bit clear* ¹ | θ | | 100 | — | — | | |
| Maximum programming count* ¹ * ⁴ * ⁵ | N | | — | — | 100 | | |


| | | | | | |
|----------------------------------|------------|-----|---|-----|---|
| bit clear*1 | | | | | |
| Wait time after EV bit setting*1 | γ | 20 | — | — | — |
| Wait time after dummy write*1 | ϵ | 2 | — | — | — |
| Wait time after EV bit clear*1 | η | 4 | — | — | — |
| Wait time after SWE bit clear*1 | θ | 100 | — | — | — |
| Maximum erase count*1,*6,*7 | N | — | — | 120 | — |

- Notes:
1. Make the time settings in accordance with the program/erase algorithms.
 2. The programming time for 64 bytes. (Indicates the total time for which the P bit in memory control register 1 (FLMCR1) is set. The program-verify time is not included.)
 3. The time required to erase one block. (Indicates the time for which the E bit in memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
 4. Programming time maximum value (t_p (max.)) = wait time after P bit setting (z) × maximum programming count (N)
 5. Set the maximum programming count (N) according to the actual set values of (z1, z2) and z3, so that it does not exceed the programming time maximum value (t_p (max.)). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the programming count (n).
 Programming count (n)
 $1 \leq n \leq 6 \quad z1 = 30 \mu s$
 $7 \leq n \leq 1000 \quad z2 = 200 \mu s$
 6. Erase time maximum value (t_e (max.)) = wait time after E bit setting (z) × maximum erase count (N)
 7. Set the maximum erase count (N) according to the actual set value of (z), so that it does not exceed the erase time maximum value (t_e (max.)).




- $AV_{CC} = 2.7$ to 5.5 V
- Active mode
 - Sleep mode

2. Power supply voltage and operating frequency range



- $AV_{CC} = 2.7$ to 5.5 V
- Active mode
 - Sleep mode
- (When $MA2 = 0$ in SYSCR2)



- $AV_{CC} = 2.7$ to 5.5 V
- Active mode
 - Sleep mode
- (When $MA2 = 1$ in SYSCR2)

- VCC = 2.7 to 3.3 V
- Active mode
 - Sleep mode

| | | | | | | | | | | |
|----------------------|----------|---|---|----------------------|---|----------------------|---|---------------------|---|--|
| | | FTIOA to FTIOD, SCK3, TRGV | | | | | | | | |
| | | RXD, SCL, SDA, P17, P14, P22 to P20, P57 to P55, P76 to P74, P84 to P80, PC1, PC0 | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | $V_{cc} \times 0.7$ | — | $V_{cc} + 0.3$ | V | | | |
| | | | | $V_{cc} \times 0.8$ | — | $V_{cc} + 0.3$ | V | | | |
| | | PB3 to PB0 | $AV_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | $AV_{cc} \times 0.7$ | — | $AV_{cc} + 0.3$ | V | | | |
| | | | $AV_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$ | $AV_{cc} \times 0.8$ | — | $AV_{cc} + 0.3$ | V | | | |
| | | OSC1 | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | $V_{cc} - 0.5$ | — | $V_{cc} + 0.3$ | V | | | |
| | | | | $V_{cc} - 0.3$ | | $V_{cc} + 0.3$ | V | | | |
| Input low voltage | V_{IL} | RES, NMI, WKP5, IRQ0, IRQ3, ADTRG, TMRIV, TMCIV, FTCL, FTIOA to FTIOD, SCK3, TRGV | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | $V_{cc} \times 0.2$ | V | | | |
| | | | | | | -0.3 | — | $V_{cc} \times 0.1$ | V | |
| | | RXD, SCL, SDA, P17, P14, P22 to P20, P57 to P55, P76 to P74, P84 to P80, PC1, PC0 | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | $V_{cc} \times 0.3$ | V | | | |
| | | | | | | -0.3 | — | $V_{cc} \times 0.2$ | V | |
| | | PB3 to PB0 | $AV_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | $AV_{cc} \times 0.3$ | V | | | |
| | | | $AV_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | $AV_{cc} \times 0.2$ | V | | | |
| | | OSC1 | $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ | -0.3 | — | 0.5 | V | | | |
| | | | | -0.3 | — | 0.3 | V | | | |

| | | $-I_{OH} = 0.1 \text{ mA}$ | | | | | | |
|------------------------------|--|---|--|--|-----|-----|---------------|---------------|
| Output low voltage | V_{OL} | P17, P14, P22 to P20, P57 to P55, P76 to P74, PC1, PC0 | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 0.6 | V | |
| | | | $I_{OL} = 1.6 \text{ mA}$ | | | | | |
| | | | | $I_{OL} = 0.4 \text{ mA}$ | — | — | 0.4 | V |
| | P84 to P80 | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 1.5 | V | | |
| | | $I_{OL} = 20.0 \text{ mA}$ | | | | | | |
| | | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 1.0 | V | | |
| | | $I_{OL} = 10.0 \text{ mA}$ | | | | | | |
| | | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 0.4 | V | | |
| | | $I_{OL} = 1.6 \text{ mA}$ | | | | | | |
| | | | | $I_{OL} = 0.4 \text{ mA}$ | — | — | 0.4 | V |
| SCL, SDA | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 0.6 | V | | | |
| | $I_{OL} = 6.0 \text{ mA}$ | | | | | | | |
| | $I_{OL} = 3.0 \text{ mA}$ | — | — | 0.4 | V | | | |
| Input/output leakage current | $ I_{IL} $ | OSC1, $\overline{\text{NMI}}$, $\overline{\text{WKP5}}$, $\overline{\text{IRQ0}}$, $\overline{\text{IRQ3}}$, $\overline{\text{ADTRG}}$, $\overline{\text{TRGV}}$, $\overline{\text{TMRIV}}$, $\overline{\text{TMCIV}}$, $\overline{\text{FTCI}}$, $\overline{\text{FTIOA}}$ to $\overline{\text{FTIOD}}$, $\overline{\text{RXD}}$, $\overline{\text{SCK3}}$, SCL, SDA | $V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$ | — | — | 1.0 | μA | |
| | | | P17, P14, P22 to P20, P57 to P55, P76 to P74, P84 to P80, PC1, PC0 | $V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$ | — | — | 1.0 | μA |
| | | | PB3 to PB0 | $V_{IN} = 0.5 \text{ V to } (AV_{CC} - 0.5 \text{ V})$ | — | — | 1.0 | μA |

| | | | | | | | | |
|-----------------------------------|--------------|----------|---|---|-----|------|---------------|---|
| consumption | | | Active mode 1 $V_{CC} = 2.7\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 9.6 | — | mA | F |
| | I_{OPE2} | V_{CC} | Active mode 2 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 2.0 | 2.5 | mA | * |
| | | | Active mode 2 $V_{CC} = 2.7\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 1.5 | — | mA | F |
| Sleep mode current consumption | I_{SLEEP1} | V_{CC} | Sleep mode 1 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 7.2 | 12.0 | mA | * |
| | | | Sleep mode 1 $V_{CC} = 2.7\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 6.0 | — | mA | F |
| | I_{SLEEP2} | V_{CC} | Sleep mode 2 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 1.8 | 2.2 | mA | * |
| | | | Sleep mode 2 $V_{CC} = 2.7\text{ V}$, $f_{OSC} = 12\text{ MHz}$ | — | 1.4 | — | mA | F |
| Subsleep mode current consumption | I_{SUBSP} | V_{CC} | $V_{CC} = 5.0\text{ V}$ LVDE = 0, BGRE = 0 | — | — | 5.0 | μA | * |
| Standby mode current consumption | I_{STBY} | V_{CC} | LVDE = 0, BGRE = 0 | — | — | 5.0 | μA | * |

| | | | | |
|---------------|----------|-----------------------------------|----------|---------------------------|
| Sleep mode 1 | V_{cc} | Only timers operate | V_{cc} | resonator, and oscillator |
| Sleep mode 2 | | Only timers operate ($\phi/64$) | | |
| Subsleep mode | V_{cc} | CPU and timers both stop | V_{cc} | — |
| Standby mode | | | | |

| | | | | | | |
|--|----------------------|---|--|---|---|------|
| | | P84 to P80, SCL, and SDA | | — | — | 10.0 |
| | | P84 to P80 | | — | — | 6.0 |
| | | SCL, SDA | | — | — | 6.0 |
| Allowable output low current (total) | ΣI_{OL} | Output pins except P84 to P80, SCL, and SDA | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 40.0 |
| | | P84 to P80, SCL, and SDA | | — | — | 80.0 |
| | | Output pins except P84 to P80, SCL, and SDA | | — | — | 20.0 |
| | | P84 to P80, SCL, and SDA | | — | — | 40.0 |
| Allowable output high current (per pin) | $ -I_{OH} $ | Output pins except P56, P57 | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 4.0 |
| | | | | — | — | 0.2 |
| | | P56, P57 | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 2.0 |
| | | | | — | — | 0.2 |
| Allowable output high current (total) | $ -\Sigma I_{OH} $ | All output pins | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | — | — | 40.0 |
| | | | | — | — | 8.0 |

| | | | | | | |
|--|------------------------|---|------|---|------|-----------|
| cycle time | | | — | — | 32.0 | μs |
| Instruction cycle time | | | 2 | — | — | t_{cyc} |
| Oscillation stabilization time (crystal resonator) | t_{rc} | OSC1, OSC2 | — | — | 10.0 | ms |
| Oscillation stabilization time (ceramic resonator) | t_{rc} | OSC1, OSC2 | — | — | 5.0 | ms |
| External clock high width | t_{CPH} | OSC1 | 35.0 | — | — | ns |
| External clock low width | t_{CPL} | OSC1 | 35.0 | — | — | ns |
| External clock rise time | t_{CPr} | OSC1 | — | — | 15.0 | ns |
| External clock fall time | t_{CPl} | OSC1 | — | — | 15.0 | ns |
| \overline{RES} pin low width* | t_{REL} | \overline{RES} | 2500 | — | — | ns |
| \overline{NMI} pin high width | $t_{IH\overline{NMI}}$ | \overline{NMI} | 1500 | — | — | ns |
| \overline{NMI} pin low width | $t_{IL\overline{NMI}}$ | \overline{NMI} | 1500 | — | — | ns |
| Input pin high width | t_{IH} | $\overline{IRQ0}$, $\overline{IRQ3}$, $\overline{WKP5}$, TMCIV, TMRIV, TRGV, ADTRG, FTCl, FTIOA to FTIOD | 2 | — | — | t_{cyc} |

Note: * Except when power-on reset circuit is used.

5.5 V
FSEL = 1,
VCLSEL = 0

Notes: * Determined by MA2 to MA0 in system control register 2 (SYSCR2).

| | | | | | | |
|---|------------|-------------------|-----------------|------------|--------|----|
| SCL and SDA input fall time | t_{SF} | — | — | 300 | ns | |
| SCL and SDA input spike pulse removal time | t_{SP} | — | — | $1t_{cyc}$ | ns | |
| SDA input bus-free time | t_{BUF} | — | $5t_{cyc}$ | — | ns | |
| Start condition input hold time | t_{STAH} | — | $3t_{cyc}$ | — | ns | |
| Retransmission start condition input setup time | t_{STAS} | — | $3t_{cyc}$ | — | ns | |
| Setup time for stop condition input | t_{STOS} | — | $3t_{cyc}$ | — | ns | |
| Data input setup time | t_{SDAS} | — | $1t_{cyc} + 20$ | — | ns | |
| Data input hold time | t_{SDAH} | — | 0 | — | ns | |
| Capacitive load of SCL and SDA | c_b | — | 0 | — | 400 pF | |
| SCL and SDA output fall time | t_{SF} | $V_{CC} = 4.0$ to | — | — | 250 | ns |
| | | 5.5 V | — | — | 300 | ns |

| | | | | | | |
|--|-----------|-----|------|---|---|-----------|
| Transmit data delay time (clocked synchronous) | t_{TXD} | TXD | — | — | 1 | t_{cyc} |
| Receive data setup time (clocked synchronous) | t_{RXS} | RXD | 83.3 | — | — | ns |
| Receive data hold time (clocked synchronous) | t_{RXH} | RXD | 83.3 | — | — | ns |

| Analog power supply current | AI _{STOP1} | AV _{CC} | f _{OSC} = 12 MHz | | | mA |
|-----------------------------------|---------------------|-----------------------------------|---------------------------|----|------|------------------|
| | | | — | 50 | — | |
| | AI _{STOP2} | AV _{CC} | — | — | 5.0 | μA |
| Analog input capacitance | C _{AIN} | AN3 to AN0 | — | — | 30.0 | pF |
| Allowable signal source impedance | R _{AIN} | AN3 to AN0 | — | — | 5.0 | kΩ |
| Resolution (data length) | | | 10 | 10 | 10 | bit |
| Conversion time (single mode) | | AV _{CC} = 2.7 V to 5.5 V | 134 | — | — | t _{cyc} |
| Nonlinearity error | | | — | — | ±7.5 | LSB |
| Offset error | | | — | — | ±7.5 | LSB |
| Full-scale error | | | — | — | ±7.5 | LSB |
| Quantization error | | | — | — | ±0.5 | LSB |
| Absolute accuracy | | | — | — | ±8.0 | LSB |
| Conversion time (single mode) | | AV _{CC} = 4.0 V to 5.5 V | 70 | — | — | t _{cyc} |
| Nonlinearity error | | | — | — | ±7.5 | LSB |
| Offset error | | | — | — | ±7.5 | LSB |
| Full-scale error | | | — | — | ±7.5 | LSB |
| Quantization error | | | — | — | ±0.5 | LSB |
| Absolute accuracy | | | — | — | ±8.0 | LSB |

2. I_{STOP1} is the current in active and sleep modes while the A/D converter is idle.
3. I_{STOP2} is the current at reset and in standby and subsleep modes while the A/D converter is idle.

20.3.5 Watchdog Timer Characteristics

Table 20.17 Watchdog Timer Characteristics

$V_{CC} = 2.7\text{ V to }5.5\text{ V}$, $V_{SS} = 0.0\text{ V}$, $T_a = -20^\circ\text{C to }+75^\circ\text{C}$, unless otherwise specified.

| Item | Symbol | Applicable Pins | Test Condition | Values | | | Unit |
|-----------------------------------|-----------|-----------------|----------------|--------|------|------|------|
| | | | | Min. | Typ. | Max. | |
| Internal oscillator overflow time | t_{OVF} | | | 0.2 | 0.4 | — | s |

Note: * Shows the time to count from 0 to 255, at which point an internal reset is generated when the internal oscillator is selected.

| | | | | | |
|---|---------------|--------------------------------------|-----|-----|-----|
| Reset detection voltage 1* ¹ | Vreset1 | LVDSSEL = 0 | 2.0 | 2.3 | 2.7 |
| Reset detection voltage 2* ² | Vreset2 | LVDSSEL = 1 | 3.0 | 3.6 | 4.2 |
| Lower-limit voltage of LVDR operation* ³ | $V_{LVDRmin}$ | | 1.0 | — | — |
| LVD stabilization time | t_{LVDRON} | | 50 | — | — |
| Current consumption in standby mode | I_{STBY} | LVDE = 1, BGRE = 1 Vcc = 5.0 V | — | — | 350 |

- Notes: 1. This voltage should be used when the falling and rising voltage detection function is used.
2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.
3. When the power-supply voltage (Vcc) falls below $V_{LVDRmin} = 1.0$ V and then rises above it, a reset may not occur. Therefore sufficient evaluation is required.

20.3.7 LVDI External Voltage Detection Circuit Characteristics

Table 20.19 LVDI External Voltage Detection Circuit Characteristics

Vcc = 4.5 to 5.5 V, AVcc = 2.7 to 5.5 V, V_{SS} = 0.0 V, T_a = -20 to +75°C

| Item | Symbol | Test Condition | Values | | |
|-----------------------------------|---------|----------------|--------|------|---|
| | | | Min. | Typ. | Max. |
| ExtD/ExtU input detection voltage | Vexd | | 0.85 | 1.15 | 1.45 |
| ExtD/ExtU input voltage range | VextD/U | VextD > VextU | -0.3 | — | Lower voltage, either AVcc + 0.3 or Vcc + 0.3 |

charge of the RES pin is removed completely. In order to remove charge of the pin, it is recommended that the diode be placed in the Vcc side. If the power-voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur.




Figure 20.2 \overline{RES} Low Width Timing




Figure 20.3 Input Timing

Note: * S, P, and Sr represent the following:

S: Start condition

P: Stop condition

Sr: Retransmission start condition

Figure 20.4 I²C Bus Interface Input/Output Timing





Figure 20.5 SCK3 Input Clock Timing

RXD
(receive data)



Note: * Output timing reference levels
Output high: $V_{OH} = 2.0\text{ V}$
Output low: $V_{OL} = 0.8\text{ V}$
Load conditions are shown in figure 20.7.

Figure 20.6 SCI3 Input/Output Timing in Clocked Synchronous Mode

20.5 Output Load Condition




Figure 20.7 Output Load Circuit

| | |
|-------|--|
| ERd | General destination register (address register or 32-bit register) |
| ERs | General source register (address register or 32-bit register) |
| ERn | General register (32-bit register) |
| (EAd) | Destination operand |
| (EAs) | Source operand |
| PC | Program counter |
| SP | Stack pointer |
| CCR | Condition-code register |
| N | N (negative) flag in CCR |
| Z | Z (zero) flag in CCR |
| V | V (overflow) flag in CCR |
| C | C (carry) flag in CCR |
| disp | Displacement |
| → | Transfer from the operand on the left to the operand on the right, or transfer the state on the left to the state on the right |
| + | Addition of the operands on both sides |
| − | Subtraction of the operand on the right from the operand on the left |
| × | Multiplication of the operands on both sides |
| ÷ | Division of the operand on the left by the operand on the right |
| ^ | Logical AND of the operands on both sides |
| ∨ | Logical OR of the operands on both sides |
| ⊕ | Logical exclusive OR of the operands on both sides |
| ¬ | NOT (logical complement) |

| | |
|---|--|
| 1 | Set to 1 |
| — | Not affected by execution of the instruction |
| Δ | Varies depending on conditions, described in notes |

| | | | | | | | | | | | | |
|------------------------|---|---|---|---|---|---|---------------------------------|---|---|---|---|---|
| MOV.B @ERs, Rd | B | | 2 | | | | @ERs → Rd8 | — | — | ↓ | ↓ | 0 |
| MOV.B @(d:16, ERs), Rd | B | | | 4 | | | @(d:16, ERs) → Rd8 | — | — | ↓ | ↓ | 0 |
| MOV.B @(d:24, ERs), Rd | B | | | 8 | | | @(d:24, ERs) → Rd8 | — | — | ↓ | ↓ | 0 |
| MOV.B @ERs+, Rd | B | | | | 2 | | @ERs → Rd8 ERs32+1 → ERs32 | — | — | ↓ | ↓ | 0 |
| MOV.B @aa:8, Rd | B | | | | 2 | | @aa:8 → Rd8 | — | — | ↓ | ↓ | 0 |
| MOV.B @aa:16, Rd | B | | | | 4 | | @aa:16 → Rd8 | — | — | ↓ | ↓ | 0 |
| MOV.B @aa:24, Rd | B | | | | 6 | | @aa:24 → Rd8 | — | — | ↓ | ↓ | 0 |
| MOV.B Rs, @ERd | B | | 2 | | | | Rs8 → @ERd | — | — | ↓ | ↓ | 0 |
| MOV.B Rs, @(d:16, ERd) | B | | | 4 | | | Rs8 → @(d:16, ERd) | — | — | ↓ | ↓ | 0 |
| MOV.B Rs, @(d:24, ERd) | B | | | 8 | | | Rs8 → @(d:24, ERd) | — | — | ↓ | ↓ | 0 |
| MOV.B Rs, @-ERd | B | | | | 2 | | ERd32-1 → ERd32 Rs8 → @ERd | — | — | ↓ | ↓ | 0 |
| MOV.B Rs, @aa:8 | B | | | | 2 | | Rs8 → @aa:8 | — | — | ↓ | ↓ | 0 |
| MOV.B Rs, @aa:16 | B | | | | 4 | | Rs8 → @aa:16 | — | — | ↓ | ↓ | 0 |
| MOV.B Rs, @aa:24 | B | | | | 6 | | Rs8 → @aa:24 | — | — | ↓ | ↓ | 0 |
| MOV.W #xx:16, Rd | W | 4 | | | | | #xx:16 → Rd16 | — | — | ↓ | ↓ | 0 |
| MOV.W Rs, Rd | W | | 2 | | | | Rs16 → Rd16 | — | — | ↓ | ↓ | 0 |
| MOV.W @ERs, Rd | W | | | 2 | | | @ERs → Rd16 | — | — | ↓ | ↓ | 0 |
| MOV.W @(d:16, ERs), Rd | W | | | | 4 | | @(d:16, ERs) → Rd16 | — | — | ↓ | ↓ | 0 |
| MOV.W @(d:24, ERs), Rd | W | | | | 8 | | @(d:24, ERs) → Rd16 | — | — | ↓ | ↓ | 0 |
| MOV.W @ERs+, Rd | W | | | | | 2 | @ERs → Rd16 ERs32+2 → @ERd32 | — | — | ↓ | ↓ | 0 |
| MOV.W @aa:16, Rd | W | | | | | 4 | @aa:16 → Rd16 | — | — | ↓ | ↓ | 0 |
| MOV.W @aa:24, Rd | W | | | | | 6 | @aa:24 → Rd16 | — | — | ↓ | ↓ | 0 |
| MOV.W Rs, @ERd | W | | | 2 | | | Rs16 → @ERd | — | — | ↓ | ↓ | 0 |
| MOV.W Rs, @(d:16, ERd) | W | | | | 4 | | Rs16 → @(d:16, ERd) | — | — | ↓ | ↓ | 0 |
| MOV.W Rs, @(d:24, ERd) | W | | | | 8 | | Rs16 → @(d:24, ERd) | — | — | ↓ | ↓ | 0 |

| | | | | | | | | | | | | | | | | | | |
|---------|-------------------------|---|--|--|--|---|--|---|---|----|---|---------------------------------|----------------------------|---|---|---|---|---|
| | MOV.L ERs, ERd | L | | | | 4 | | | | | | ERs32 → ERd32 | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L @ERs, ERd | L | | | | | | 6 | | | | @ERs → ERd32 | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L @(d:16, ERs), ERd | L | | | | | | | | 10 | | @(d:16, ERs) → ERd32 | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L @(d:24, ERs), ERd | L | | | | | | | | | | @(d:24, ERs) → ERd32 | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L @ERs+, ERd | L | | | | | | | | 4 | | @ERs → ERd32 ERs32+4 → ERs32 | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L @aa:16, ERd | L | | | | | | | | 6 | | @aa:16 → ERd32 | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L @aa:24, ERd | L | | | | | | | | 8 | | @aa:24 → ERd32 | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L ERs, @ERd | L | | | | | | | 4 | | | ERs32 → @ERd | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L ERs, @(d:16, ERd) | L | | | | | | | | 6 | | ERs32 → @(d:16, ERd) | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L ERs, @(d:24, ERd) | L | | | | | | | | 10 | | ERs32 → @(d:24, ERd) | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L ERs, @-ERd | L | | | | | | | | 4 | | ERd32-4 → ERd32 ERs32 → @ERd | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L ERs, @aa:16 | L | | | | | | | | 6 | | ERs32 → @aa:16 | — | — | ⇕ | ⇕ | 0 | 0 |
| | MOV.L ERs, @aa:24 | L | | | | | | | | 8 | | ERs32 → @aa:24 | — | — | ⇕ | ⇕ | 0 | 0 |
| POP | POP.W Rn | W | | | | | | | | | | 2 @SP → Rn16 SP+2 → SP | — | — | ⇕ | ⇕ | 0 | 0 |
| | POP.L ERn | L | | | | | | | | | | 4 @SP → ERn32 SP+4 → SP | — | — | ⇕ | ⇕ | 0 | 0 |
| PUSH | PUSH.W Rn | W | | | | | | | | | | 2 SP-2 → SP Rn16 → @SP | — | — | ⇕ | ⇕ | 0 | 0 |
| | PUSH.L ERn | L | | | | | | | | | | 4 SP-4 → SP ERn32 → @SP | — | — | ⇕ | ⇕ | 0 | 0 |
| MOVFPE | MOVFPE @aa:16, Rd | B | | | | | | | | | 4 | Cannot be used in this LSI | Cannot be used in this LSI | | | | | |
| MOVTPPE | MOVTPPE Rs, @aa:16 | B | | | | | | | | | 4 | Cannot be used in this LSI | Cannot be used in this LSI | | | | | |

| | | | | | | | | | | | | | | | |
|------|-------------------|---|---|--|--|--|--|--|--|--------------------------|---|-----|---|-----|---|
| | ADD.L #xx:32, ERd | L | 6 | | | | | | | ERd32+#xx:32 → ERd32 | — | (2) | ↑ | ↓ | ↓ |
| | ADD.L ERs, ERd | L | 2 | | | | | | | ERd32+ERs32 → ERd32 | — | (2) | ↑ | ↓ | ↓ |
| ADDX | ADDX.B #xx:8, Rd | B | 2 | | | | | | | Rd8+#xx:8 +C → Rd8 | — | ↑ | ↓ | (3) | ↓ |
| | ADDX.B Rs, Rd | B | 2 | | | | | | | Rd8+Rs8 +C → Rd8 | — | ↑ | ↓ | (3) | ↓ |
| ADDS | ADDS.L #1, ERd | L | 2 | | | | | | | ERd32+1 → ERd32 | — | — | — | — | — |
| | ADDS.L #2, ERd | L | 2 | | | | | | | ERd32+2 → ERd32 | — | — | — | — | — |
| | ADDS.L #4, ERd | L | 2 | | | | | | | ERd32+4 → ERd32 | — | — | — | — | — |
| INC | INC.B Rd | B | 2 | | | | | | | Rd8+1 → Rd8 | — | — | ↑ | ↓ | ↓ |
| | INC.W #1, Rd | W | 2 | | | | | | | Rd16+1 → Rd16 | — | — | ↑ | ↓ | ↓ |
| | INC.W #2, Rd | W | 2 | | | | | | | Rd16+2 → Rd16 | — | — | ↑ | ↓ | ↓ |
| | INC.L #1, ERd | L | 2 | | | | | | | ERd32+1 → ERd32 | — | — | ↑ | ↓ | ↓ |
| | INC.L #2, ERd | L | 2 | | | | | | | ERd32+2 → ERd32 | — | — | ↑ | ↓ | ↓ |
| DAA | DAA Rd | B | 2 | | | | | | | Rd8 decimal adjust → Rd8 | — | * | ↑ | ↓ | * |
| SUB | SUB.B Rs, Rd | B | 2 | | | | | | | Rd8-Rs8 → Rd8 | — | ↑ | ↓ | ↓ | ↓ |
| | SUB.W #xx:16, Rd | W | 4 | | | | | | | Rd16-#xx:16 → Rd16 | — | (1) | ↑ | ↓ | ↓ |
| | SUB.W Rs, Rd | W | 2 | | | | | | | Rd16-Rs16 → Rd16 | — | (1) | ↑ | ↓ | ↓ |
| | SUB.L #xx:32, ERd | L | 6 | | | | | | | ERd32-#xx:32 → ERd32 | — | (2) | ↑ | ↓ | ↓ |
| | SUB.L ERs, ERd | L | 2 | | | | | | | ERd32-ERs32 → ERd32 | — | (2) | ↑ | ↓ | ↓ |
| SUBX | SUBX.B #xx:8, Rd | B | 2 | | | | | | | Rd8-#xx:8-C → Rd8 | — | ↑ | ↓ | (3) | ↓ |
| | SUBX.B Rs, Rd | B | 2 | | | | | | | Rd8-Rs8-C → Rd8 | — | ↑ | ↓ | (3) | ↓ |
| SUBS | SUBS.L #1, ERd | L | 2 | | | | | | | ERd32-1 → ERd32 | — | — | — | — | — |
| | SUBS.L #2, ERd | L | 2 | | | | | | | ERd32-2 → ERd32 | — | — | — | — | — |
| | SUBS.L #4, ERd | L | 2 | | | | | | | ERd32-4 → ERd32 | — | — | — | — | — |
| DEC | DEC.B Rd | B | 2 | | | | | | | Rd8-1 → Rd8 | — | — | ↑ | ↓ | ↓ |
| | DEC.W #1, Rd | W | 2 | | | | | | | Rd16-1 → Rd16 | — | — | ↑ | ↓ | ↓ |
| | DEC.W #2, Rd | W | 2 | | | | | | | Rd16-2 → Rd16 | — | — | ↑ | ↓ | ↓ |

| | | | | | | | | | | | | | | | | | |
|-----|-------------------|---|---|--|--|--|--|--|--|--|---|---|---|----------------|----------------|---|---|
| | AND.L #xx:32, ERd | L | 6 | | | | | | | | ERd32 \wedge #xx:32 \rightarrow ERd32 | — | — | \updownarrow | \updownarrow | 0 | — |
| | AND.L ERs, ERd | L | 4 | | | | | | | | ERd32 \wedge ERs32 \rightarrow ERd32 | — | — | \updownarrow | \updownarrow | 0 | — |
| OR | OR.B #xx:8, Rd | B | 2 | | | | | | | | Rd8#xx:8 \rightarrow Rd8 | — | — | \updownarrow | \updownarrow | 0 | — |
| | OR.B Rs, Rd | B | 2 | | | | | | | | Rd8Rs8 \rightarrow Rd8 | — | — | \updownarrow | \updownarrow | 0 | — |
| | OR.W #xx:16, Rd | W | 4 | | | | | | | | Rd16#xx:16 \rightarrow Rd16 | — | — | \updownarrow | \updownarrow | 0 | — |
| | OR.W Rs, Rd | W | 2 | | | | | | | | Rd16Rs16 \rightarrow Rd16 | — | — | \updownarrow | \updownarrow | 0 | — |
| | OR.L #xx:32, ERd | L | 6 | | | | | | | | ERd32#xx:32 \rightarrow ERd32 | — | — | \updownarrow | \updownarrow | 0 | — |
| | OR.L ERs, ERd | L | 4 | | | | | | | | ERd32ERs32 \rightarrow ERd32 | — | — | \updownarrow | \updownarrow | 0 | — |
| XOR | XOR.B #xx:8, Rd | B | 2 | | | | | | | | Rd8 \oplus #xx:8 \rightarrow Rd8 | — | — | \updownarrow | \updownarrow | 0 | — |
| | XOR.B Rs, Rd | B | 2 | | | | | | | | Rd8 \oplus Rs8 \rightarrow Rd8 | — | — | \updownarrow | \updownarrow | 0 | — |
| | XOR.W #xx:16, Rd | W | 4 | | | | | | | | Rd16 \oplus #xx:16 \rightarrow Rd16 | — | — | \updownarrow | \updownarrow | 0 | — |
| | XOR.W Rs, Rd | W | 2 | | | | | | | | Rd16 \oplus Rs16 \rightarrow Rd16 | — | — | \updownarrow | \updownarrow | 0 | — |
| | XOR.L #xx:32, ERd | L | 6 | | | | | | | | ERd32 \oplus #xx:32 \rightarrow ERd32 | — | — | \updownarrow | \updownarrow | 0 | — |
| | XOR.L ERs, ERd | L | 4 | | | | | | | | ERd32 \oplus ERs32 \rightarrow ERd32 | — | — | \updownarrow | \updownarrow | 0 | — |
| NOT | NOT.B Rd | B | 2 | | | | | | | | \neg Rd8 \rightarrow Rd8 | — | — | \updownarrow | \updownarrow | 0 | — |
| | NOT.W Rd | W | 2 | | | | | | | | \neg Rd16 \rightarrow Rd16 | — | — | \updownarrow | \updownarrow | 0 | — |
| | NOT.L ERd | L | 2 | | | | | | | | \neg Rd32 \rightarrow Rd32 | — | — | \updownarrow | \updownarrow | 0 | — |

| | | | | | | | | | | | | | | | |
|------|-------------------|---|---|---|--|--|---|---|--|---|---|---|---|---|---|
| | BSET Rn, @ERd | B | | 4 | | | | | (Rn8 of @ERd) ← 1 | — | — | — | — | — | — |
| | BSET Rn, @aa:8 | B | | | | | 4 | | (Rn8 of @aa:8) ← 1 | — | — | — | — | — | — |
| BCLR | BCLR #xx:3, Rd | B | 2 | | | | | | (#xx:3 of Rd8) ← 0 | — | — | — | — | — | — |
| | BCLR #xx:3, @ERd | B | | 4 | | | | | (#xx:3 of @ERd) ← 0 | — | — | — | — | — | — |
| | BCLR #xx:3, @aa:8 | B | | | | | 4 | | (#xx:3 of @aa:8) ← 0 | — | — | — | — | — | — |
| | BCLR Rn, Rd | B | 2 | | | | | | (Rn8 of Rd8) ← 0 | — | — | — | — | — | — |
| | BCLR Rn, @ERd | B | | 4 | | | | | (Rn8 of @ERd) ← 0 | — | — | — | — | — | — |
| | BCLR Rn, @aa:8 | B | | | | | | 4 | (Rn8 of @aa:8) ← 0 | — | — | — | — | — | — |
| BNOT | BNOT #xx:3, Rd | B | 2 | | | | | | (#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8) | — | — | — | — | — | — |
| | BNOT #xx:3, @ERd | B | | 4 | | | | | (#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd) | — | — | — | — | — | — |
| | BNOT #xx:3, @aa:8 | B | | | | | 4 | | (#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8) | — | — | — | — | — | — |
| | BNOT Rn, Rd | B | 2 | | | | | | (Rn8 of Rd8) ← ¬ (Rn8 of Rd8) | — | — | — | — | — | — |
| | BNOT Rn, @ERd | B | | 4 | | | | | (Rn8 of @ERd) ← ¬ (Rn8 of @ERd) | — | — | — | — | — | — |
| | BNOT Rn, @aa:8 | B | | | | | | 4 | (Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8) | — | — | — | — | — | — |
| BTST | BTST #xx:3, Rd | B | 2 | | | | | | ¬ (#xx:3 of Rd8) → Z | — | — | — | ↑ | — | — |
| | BTST #xx:3, @ERd | B | | 4 | | | | | ¬ (#xx:3 of @ERd) → Z | — | — | — | ↑ | — | — |
| | BTST #xx:3, @aa:8 | B | | | | | 4 | | ¬ (#xx:3 of @aa:8) → Z | — | — | — | ↑ | — | — |
| | BTST Rn, Rd | B | 2 | | | | | | ¬ (Rn8 of @Rd8) → Z | — | — | — | ↑ | — | — |
| | BTST Rn, @ERd | B | | 4 | | | | | ¬ (Rn8 of @ERd) → Z | — | — | — | ↑ | — | — |
| | BTST Rn, @aa:8 | B | | | | | | 4 | ¬ (Rn8 of @aa:8) → Z | — | — | — | ↑ | — | — |
| BLD | BLD #xx:3, Rd | B | 2 | | | | | | (#xx:3 of Rd8) → C | — | — | — | — | — | — |

| | | | | | | | | | | | | | |
|-------|--------------------|---|---|---|--|--|---|--|--|---|---|---|---|
| BST | BST #xx:3, Rd | B | | 4 | | | | | $C \rightarrow (\#xx:3 \text{ of Rd})$ | — | — | — | — |
| BIST | BST #xx:3, @ERd | B | | | | | 4 | | $C \rightarrow (\#xx:3 \text{ of @ERd24})$ | — | — | — | — |
| | BIST #xx:3, Rd | B | 2 | | | | | | $\neg C \rightarrow (\#xx:3 \text{ of Rd8})$ | — | — | — | — |
| | BIST #xx:3, @ERd | B | | 4 | | | | | $\neg C \rightarrow (\#xx:3 \text{ of @ERd24})$ | — | — | — | — |
| | BIST #xx:3, @aa:8 | B | | | | | 4 | | $\neg C \rightarrow (\#xx:3 \text{ of @aa:8})$ | — | — | — | — |
| BAND | BAND #xx:3, Rd | B | 2 | | | | | | $C \wedge (\#xx:3 \text{ of Rd8}) \rightarrow C$ | — | — | — | — |
| | BAND #xx:3, @ERd | B | | 4 | | | | | $C \wedge (\#xx:3 \text{ of @ERd24}) \rightarrow C$ | — | — | — | — |
| BIAND | BAND #xx:3, @aa:8 | B | | | | | 4 | | $C \wedge (\#xx:3 \text{ of @aa:8}) \rightarrow C$ | — | — | — | — |
| | BIAND #xx:3, Rd | B | 2 | | | | | | $C \wedge \neg (\#xx:3 \text{ of Rd8}) \rightarrow C$ | — | — | — | — |
| | BIAND #xx:3, @ERd | B | | 4 | | | | | $C \wedge \neg (\#xx:3 \text{ of @ERd24}) \rightarrow C$ | — | — | — | — |
| | BIAND #xx:3, @aa:8 | B | | | | | 4 | | $C \wedge \neg (\#xx:3 \text{ of @aa:8}) \rightarrow C$ | — | — | — | — |
| BOR | BOR #xx:3, Rd | B | 2 | | | | | | $C (\#xx:3 \text{ of Rd8}) \rightarrow C$ | — | — | — | — |
| | BOR #xx:3, @ERd | B | | 4 | | | | | $C (\#xx:3 \text{ of @ERd24}) \rightarrow C$ | — | — | — | — |
| | BOR #xx:3, @aa:8 | B | | | | | 4 | | $C (\#xx:3 \text{ of @aa:8}) \rightarrow C$ | — | — | — | — |
| BIOR | BIOR #xx:3, Rd | B | 2 | | | | | | $C / \neg (\#xx:3 \text{ of Rd8}) \rightarrow C$ | — | — | — | — |
| | BIOR #xx:3, @ERd | B | | 4 | | | | | $C / \neg (\#xx:3 \text{ of @ERd24}) \rightarrow C$ | — | — | — | — |
| BIXOR | BIOR #xx:3, @aa:8 | B | | | | | 4 | | $C / \neg (\#xx:3 \text{ of @aa:8}) \rightarrow C$ | — | — | — | — |
| | BXOR #xx:3, Rd | B | 2 | | | | | | $C \oplus (\#xx:3 \text{ of Rd8}) \rightarrow C$ | — | — | — | — |
| | BXOR #xx:3, @ERd | B | | 4 | | | | | $C \oplus (\#xx:3 \text{ of @ERd24}) \rightarrow C$ | — | — | — | — |
| BIXOR | BXOR #xx:3, @aa:8 | B | | | | | 4 | | $C \oplus (\#xx:3 \text{ of @aa:8}) \rightarrow C$ | — | — | — | — |
| | BIXOR #xx:3, Rd | B | 2 | | | | | | $C \oplus \neg (\#xx:3 \text{ of Rd8}) \rightarrow C$ | — | — | — | — |
| BIXOR | BIXOR #xx:3, @ERd | B | | 4 | | | | | $C \oplus \neg (\#xx:3 \text{ of @ERd24}) \rightarrow C$ | — | — | — | — |
| | BIXOR #xx:3, @aa:8 | B | | | | | 4 | | $C \oplus \neg (\#xx:3 \text{ of @aa:8}) \rightarrow C$ | — | — | — | — |

| | | | | | | | | | | | | | | | | | | |
|-----|-------------|---|--|--|--|---|--|--|---|--|---|--|-------------------------|--|--|--|--|--|
| | JSR @ERn | — | | | | 2 | | | | | | | PC → @-SP PC ← ERn | | | | | |
| | JSR @aa:24 | — | | | | | | | 4 | | | | PC → @-SP PC ← aa:24 | | | | | |
| | JSR @ @aa:8 | — | | | | | | | | | 2 | | PC → @-SP PC ← @aa:8 | | | | | |
| RTS | RTS | — | | | | | | | | | 2 | | PC ← @SP+ | | | | | |

Instruction code:

| | |
|----------|----------|
| 1st byte | 2nd byte |
| AH | AL BH BL |



| AL / AH | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C |
|---------|---------------|---------------|---------------|---------------|------|-------|-------|---------------|---------------|-----|---------------|---------------|---------------|
| 0 | NOP | Table A-2 (2) | STC | LDC | ORC | XORC | ANDC | LDC | ADD | | Table A-2 (2) | Table A-2 (2) | Table A-2 (2) |
| 1 | Table A-2 (2) | Table A-2 (2) | Table A-2 (2) | Table A-2 (2) | OR.B | XOR.B | AND.B | Table A-2 (2) | SUB | | Table A-2 (2) | Table A-2 (2) | Table A-2 (2) |
| 2 | MOV.B | | | | | | | | | | | | |
| 3 | MOV.B | | | | | | | | | | | | |
| 4 | BRA | BRN | BHI | BLS | BCC | BCS | BNE | BEQ | BVC | BVS | BPL | BMI | BGE |
| 5 | MULXU | DIVXU | MULXU | DIVXU | RTS | BSR | RTE | TRAPA | Table A-2 (2) | | JMP | | BSR |
| 6 | BSET | BNOT | BCLR | BTST | OR | XOR | AND | BST | Table A-2 (2) | | | | MOV |
| 7 | | | | | BOR | BXOR | BAND | BIST | Table A-2 (2) | MOV | Table A-2 (2) | Table A-2 (2) | EFPMOV |
| 8 | ADD | | | | | | | | | | | | |
| 9 | ADDX | | | | | | | | | | | | |
| A | CMP | | | | | | | | | | | | |
| B | SUBX | | | | | | | | | | | | |
| C | OR | | | | | | | | | | | | |
| D | XOR | | | | | | | | | | | | |
| E | AND | | | | | | | | | | | | |

Instruction code:

| | | | |
|----------|----|----------|----|
| 1st byte | | 2nd byte | |
| AH | AL | BH | BL |

| BH AH/AL | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B |
|-------------|-------|-----|-----|-------|---------|------|-----|------|-------|-----|-----|------|
| 01 | MOV | | | | LDC/STC | | | | SLEEP | | | |
| 0A | INC | | | | | | | | | | | |
| 0B | ADDS | | | | INC | | | INC | ADDS | | | |
| 0F | DAA | | | | | | | | | | | |
| 10 | SHLL | | | SHLL | | | | | SHAL | | | SHAL |
| 11 | SHLR | | | SHLR | | | | | SHAR | | | SHAR |
| 12 | ROTXL | | | ROTXL | | | | | ROTL | | | ROTL |
| 13 | ROTXR | | | ROTXR | | | | | ROTR | | | ROTR |
| 17 | NOT | | | NOT | | EXTU | | EXTU | NEG | | | NEG |
| 1A | DEC | | | | | | | | | | | |
| 1B | SUBS | | | | | DEC | | DEC | SUB | | | |
| 1F | DAS | | | | | | | | | | | |
| 58 | BRA | BRN | BHI | BLS | BCC | BCS | BNE | BEQ | BVC | BVS | BPL | BMI |
| 79 | MOV | ADD | CMP | SUB | OR | XOR | AND | | | | | |

| Instruction code: | 1st byte | | 2nd byte | | 3rd byte | | 4th byte | | Instruction when n = 8 | Instruction when n = 9 | Instruction when n = A | Instruction when n = B |
|--------------------|----------|-------|----------|-------|----------|-------|----------|------|------------------------|------------------------|------------------------|------------------------|
| | AH | AL | BH | BL | CH | CL | DH | DL | | | | |
| CL | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B |
| AH ALBH BLCH | | | | | | | | | | LDC | STC | LDC STC |
| 01406 | | | | | | | | | | | | |
| 01C05 | MULXS | | MULXS | | | | | | | | | |
| 01D05 | | DIVXS | | DIVXS | | | | | | | | |
| 01F06 | | | | | OR | XOR | AND | | | | | |
| 7C06*1 | | | | BTST | | | | | | | | |
| 7C07*1 | | | | BTST | BOR | BXOR | BAND | BLD | BOR | BXOR | BAND | BLD |
| 7D06*1 | BSET | BNOT | BCLR | | BIOR | BIXOR | BIAND | BILD | BST | BIST | | |
| 7D07*1 | BSET | BNOT | BCLR | | | | | | | | | |
| 7Eaa6*2 | | | | BTST | | | | | | | | |
| 7Eaa7*2 | | | | BTST | BOR | BXOR | BAND | BLD | BOR | BXOR | BAND | BLD |
| 7Faa6*2 | BSET | BNOT | BCLR | | BIOR | BIXOR | BIAND | BILD | BST | BIST | | |
| 7Faa7*2 | BSET | BNOT | BCLR | | | | | | | | | |

Notes: 1. r is the register designation field.
2. aa is the absolute address field.

BSET #0, @FF00

From table A.4:

$$I = L = 2, \quad J = K = M = N = 0$$

From table A.3:

$$S_1 = 2, \quad S_L = 2$$

Number of states required for execution = $2 \times 2 + 2 \times 2 = 8$

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM. on-chip RAM is used for stack area.

JSR @@ 30

From table A.4:

$$I = 2, \quad J = K = 1, \quad L = M = N = 0$$

From table A.3:

$$S_1 = S_j = S_k = 2$$

Number of states required for execution = $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$

Note: * Depends on which on-chip peripheral module is accessed. See section 19.1, F
Addresses (Address Order).

| | | | |
|------|-------------------|---|---|
| ADDS | ADDS #1/2/4, ERd | 1 | |
| ADDX | ADDX #xx:8, Rd | 1 | |
| | ADDX Rs, Rd | 1 | |
| AND | AND.B #xx:8, Rd | 1 | |
| | AND.B Rs, Rd | 1 | |
| | AND.W #xx:16, Rd | 2 | |
| | AND.W Rs, Rd | 1 | |
| | AND.L #xx:32, ERd | 3 | |
| | AND.L ERs, ERd | 2 | |
| ANDC | ANDC #xx:8, CCR | 1 | |
| BAND | BAND #xx:3, Rd | 1 | |
| | BAND #xx:3, @ERd | 2 | 1 |
| | BAND #xx:3, @aa:8 | 2 | 1 |
| Bcc | BRA d:8 (BT d:8) | 2 | |
| | BRN d:8 (BF d:8) | 2 | |
| | BHI d:8 | 2 | |
| | BLS d:8 | 2 | |
| | BCC d:8 (BHS d:8) | 2 | |
| | BCS d:8 (BLO d:8) | 2 | |
| | BNE d:8 | 2 | |
| | BEQ d:8 | 2 | |
| | BVC d:8 | 2 | |
| | BVS d:8 | 2 | |
| | BPL d:8 | 2 | |
| | BMI d:8 | 2 | |
| | BGE d:8 | 2 | |

| | | | |
|-------|--------------------|---|---|
| | BCS d:16(BLO d:16) | 2 | |
| | BNE d:16 | 2 | |
| | BEQ d:16 | 2 | |
| | BVC d:16 | 2 | |
| | BVS d:16 | 2 | |
| | BPL d:16 | 2 | |
| | BMI d:16 | 2 | |
| | BGE d:16 | 2 | |
| | BLT d:16 | 2 | |
| | BGT d:16 | 2 | |
| | BLE d:16 | 2 | |
| <hr/> | | | |
| BCLR | BCLR #xx:3, Rd | 1 | |
| | BCLR #xx:3, @ERd | 2 | 2 |
| | BCLR #xx:3, @aa:8 | 2 | 2 |
| | BCLR Rn, Rd | 1 | |
| | BCLR Rn, @ERd | 2 | 2 |
| | BCLR Rn, @aa:8 | 2 | 2 |
| <hr/> | | | |
| BIAND | BIAND #xx:3, Rd | 1 | |
| | BIAND #xx:3, @ERd | 2 | 1 |
| | BIAND #xx:3, @aa:8 | 2 | 1 |
| <hr/> | | | |
| BILD | BILD #xx:3, Rd | 1 | |
| | BILD #xx:3, @ERd | 2 | 1 |
| | BILD #xx:3, @aa:8 | 2 | 1 |

| | | | |
|------|--------------------|---|---|
| | BIXOR #xx:3, @aa:8 | 2 | 1 |
| BLD | BLD #xx:3, Rd | 1 | |
| | BLD #xx:3, @ERd | 2 | 1 |
| | BLD #xx:3, @aa:8 | 2 | 1 |
| BNOT | BNOT #xx:3, Rd | 1 | |
| | BNOT #xx:3, @ERd | 2 | 2 |
| | BNOT #xx:3, @aa:8 | 2 | 2 |
| | BNOT Rn, Rd | 1 | |
| | BNOT Rn, @ERd | 2 | 2 |
| | BNOT Rn, @aa:8 | 2 | 2 |
| BOR | BOR #xx:3, Rd | 1 | |
| | BOR #xx:3, @ERd | 2 | 1 |
| | BOR #xx:3, @aa:8 | 2 | 1 |
| BSET | BSET #xx:3, Rd | 1 | |
| | BSET #xx:3, @ERd | 2 | 2 |
| | BSET #xx:3, @aa:8 | 2 | 2 |
| | BSET Rn, Rd | 1 | |
| | BSET Rn, @ERd | 2 | 2 |
| | BSET Rn, @aa:8 | 2 | 2 |
| BSR | BSR d:8 | 2 | 1 |
| | BSR d:16 | 2 | 1 |
| BST | BST #xx:3, Rd | 1 | |
| | BST #xx:3, @ERd | 2 | 2 |
| | BST #xx:3, @aa:8 | 2 | 2 |

| | | | |
|--------|-------------------|---|-------------|
| | BXOR #xx:3, @aa:8 | 2 | 1 |
| CMP | CMP.B #xx:8, Rd | 1 | |
| | CMP.B Rs, Rd | 1 | |
| | CMP.W #xx:16, Rd | 2 | |
| | CMP.W Rs, Rd | 1 | |
| | CMP.L #xx:32, ERd | 3 | |
| | CMP.L ERs, ERd | 1 | |
| DAA | DAA Rd | 1 | |
| DAS | DAS Rd | 1 | |
| DEC | DEC.B Rd | 1 | |
| | DEC.W #1/2, Rd | 1 | |
| | DEC.L #1/2, ERd | 1 | |
| DIVXS | DIVXS.B Rs, Rd | 2 | |
| | DIVXS.W Rs, ERd | 2 | |
| DIVXU | DIVXU.B Rs, Rd | 1 | |
| | DIVXU.W Rs, ERd | 1 | |
| EEPMOV | EEPMOV.B | 2 | $2n+2^{*1}$ |
| | EEPMOV.W | 2 | $2n+2^{*1}$ |
| EXTS | EXTS.W Rd | 1 | |
| | EXTS.L ERd | 1 | |
| EXTU | EXTU.W Rd | 1 | |
| | EXTU.L ERd | 1 | |

| | JSR @aa:8 | 2 | 1 | 1 |
|-----|------------------------|---|---|---|
| LDC | LDC #xx:8, CCR | 1 | | |
| | LDC Rs, CCR | 1 | | |
| | LDC@ERs, CCR | 2 | | 1 |
| | LDC@(d:16, ERs), CCR | 3 | | 1 |
| | LDC@(d:24,ERs), CCR | 5 | | 1 |
| | LDC@ERs+, CCR | 2 | | 1 |
| | LDC@aa:16, CCR | 3 | | 1 |
| | LDC@aa:24, CCR | 4 | | 1 |
| MOV | MOV.B #xx:8, Rd | 1 | | |
| | MOV.B Rs, Rd | 1 | | |
| | MOV.B @ERs, Rd | 1 | | 1 |
| | MOV.B @(d:16, ERs), Rd | 2 | | 1 |
| | MOV.B @(d:24, ERs), Rd | 4 | | 1 |
| | MOV.B @ERs+, Rd | 1 | | 1 |
| | MOV.B @aa:8, Rd | 1 | | 1 |
| | MOV.B @aa:16, Rd | 2 | | 1 |
| | MOV.B @aa:24, Rd | 3 | | 1 |
| | MOV.B Rs, @ERd | 1 | | 1 |
| | MOV.B Rs, @(d:16, ERd) | 2 | | 1 |
| | MOV.B Rs, @(d:24, ERd) | 4 | | 1 |
| | MOV.B Rs, @-ERd | 1 | | 1 |
| | MOV.B Rs, @aa:8 | 1 | | 1 |

| | | | |
|-------|--------------------------------|---|---|
| | MOV.W @aa:16, Rd | 2 | 1 |
| | MOV.W @aa:24, Rd | 3 | 1 |
| | MOV.W Rs, @ERd | 1 | 1 |
| | MOV.W Rs, @(d:16,ERd) | 2 | 1 |
| | MOV.W Rs, @(d:24,ERd) | 4 | 1 |
| MOV | MOV.W Rs, @-ERd | 1 | 1 |
| | MOV.W Rs, @aa:16 | 2 | 1 |
| | MOV.W Rs, @aa:24 | 3 | 1 |
| | MOV.L #xx:32, ERd | 3 | |
| | MOV.L ERs, ERd | 1 | |
| | MOV.L @ERs, ERd | 2 | 2 |
| | MOV.L @(d:16,ERs), ERd | 3 | 2 |
| | MOV.L @(d:24,ERs), ERd | 5 | 2 |
| | MOV.L @ERs+, ERd | 2 | 2 |
| | MOV.L @aa:16, ERd | 3 | 2 |
| | MOV.L @aa:24, ERd | 4 | 2 |
| | MOV.L ERs, @ERd | 2 | 2 |
| | MOV.L ERs, @(d:16,ERd) | 3 | 2 |
| | MOV.L ERs, @(d:24,ERd) | 5 | 2 |
| | MOV.L ERs, @-ERd | 2 | 2 |
| | MOV.L ERs, @aa:16 | 3 | 2 |
| | MOV.L ERs, @aa:24 | 4 | 2 |
| MOVFP | MOVFP @aa:16, Rd ^{*2} | 2 | 1 |
| MOVTP | MOVTP Rs, @aa:16 ^{*2} | 2 | 1 |

| | | | |
|-------|------------------|---|---|
| NOT | NOT.B Rd | 1 | |
| | NOT.W Rd | 1 | |
| | NOT.L ERd | 1 | |
| OR | OR.B #xx:8, Rd | 1 | |
| | OR.B Rs, Rd | 1 | |
| | OR.W #xx:16, Rd | 2 | |
| | OR.W Rs, Rd | 1 | |
| | OR.L #xx:32, ERd | 3 | |
| | OR.L ERs, ERd | 2 | |
| ORC | ORC #xx:8, CCR | 1 | |
| POP | POP.W Rn | 1 | 1 |
| | POP.L ERn | 2 | 2 |
| PUSH | PUSH.W Rn | 1 | 1 |
| | PUSH.L ERn | 2 | 2 |
| ROTL | ROTL.B Rd | 1 | |
| | ROTL.W Rd | 1 | |
| | ROTL.L ERd | 1 | |
| ROTR | ROTR.B Rd | 1 | |
| | ROTR.W Rd | 1 | |
| | ROTR.L ERd | 1 | |
| ROTXL | ROTXL.B Rd | 1 | |
| | ROTXL.W Rd | 1 | |
| | ROTXL.L ERd | 1 | |

| | | | |
|-------|----------------------|---|---|
| SHAR | SHAR.B Rd | 1 | |
| | SHAR.W Rd | 1 | |
| | SHAR.L ERd | 1 | |
| SHLL | SHLL.B Rd | 1 | |
| | SHLL.W Rd | 1 | |
| | SHLL.L ERd | 1 | |
| SHLR | SHLR.B Rd | 1 | |
| | SHLR.W Rd | 1 | |
| | SHLR.L ERd | 1 | |
| SLEEP | SLEEP | 1 | |
| STC | STC CCR, Rd | 1 | |
| | STC CCR, @ERd | 2 | 1 |
| | STC CCR, @(d:16,ERd) | 3 | 1 |
| | STC CCR, @(d:24,ERd) | 5 | 1 |
| | STC CCR, @-ERd | 2 | 1 |
| | STC CCR, @aa:16 | 3 | 1 |
| | STC CCR, @aa:24 | 4 | 1 |
| SUB | SUB.B Rs, Rd | 1 | |
| | SUB.W #xx:16, Rd | 2 | |
| | SUB.W Rs, Rd | 1 | |
| | SUB.L #xx:32, ERd | 3 | |
| | SUB.L ERs, ERd | 1 | |
| SUBS | SUBS #1/2/4, ERd | 1 | |

XOR.L ERs, ERd 2

XORC XORC #xx:8, CCR 1

- Notes:
1. n: Specified value in R4L and R4. The source and destination operands are a n+1 times respectively.
 2. Cannot be used in this LSI.

| | | | | | | | | | | | | | | |
|----------------------------------|----------------------------|-----|-----|---|---|---|---|---|---|---|---|---|---|---|
| Instructions | MOVFP, MOVTP | — | — | — | — | — | — | — | — | — | — | — | — | — |
| Arithmetic operations | ADD, CMP | BWL | BWL | — | — | — | — | — | — | — | — | — | — | — |
| | SUB | WL | BWL | — | — | — | — | — | — | — | — | — | — | — |
| | ADDX, SUBX | B | B | — | — | — | — | — | — | — | — | — | — | — |
| | ADDS, SUBS | — | L | — | — | — | — | — | — | — | — | — | — | — |
| | INC, DEC | — | BWL | — | — | — | — | — | — | — | — | — | — | — |
| | DAA, DAS | — | B | — | — | — | — | — | — | — | — | — | — | — |
| | MULXU, MULXS, DIVXU, DIVXS | — | BW | — | — | — | — | — | — | — | — | — | — | — |
| | NEG | — | BWL | — | — | — | — | — | — | — | — | — | — | — |
| EXTU, EXTS | — | WL | — | — | — | — | — | — | — | — | — | — | — | |
| Logical operations | AND, OR, XOR | — | BWL | — | — | — | — | — | — | — | — | — | — | — |
| | NOT | — | BWL | — | — | — | — | — | — | — | — | — | — | — |
| Shift operations | | — | BWL | — | — | — | — | — | — | — | — | — | — | — |
| Bit manipulations | | — | B | B | — | — | — | B | — | — | — | — | — | — |
| Branching instructions | BCC, BSR | — | — | — | — | — | — | — | — | — | — | — | — | — |
| | JMP, JSR | — | — | ○ | — | — | — | — | — | — | ○ | ○ | — | — |
| | RTS | — | — | — | — | — | — | — | — | ○ | — | — | ○ | — |
| System control instructions | TRAPA | — | — | — | — | — | — | — | — | — | — | — | — | — |
| | RTE | — | — | — | — | — | — | — | — | — | — | — | — | — |
| | SLEEP | — | — | — | — | — | — | — | — | — | — | — | — | — |
| | LDC | B | B | W | W | W | W | — | W | W | — | — | — | — |
| | STC | — | B | W | W | W | W | — | W | W | — | — | — | — |
| | ANDC, ORC, XORC | B | — | — | — | — | — | — | — | — | — | — | — | — |
| NOP | | — | — | — | — | — | — | — | — | — | — | — | — | — |
| Block data transfer instructions | | — | — | — | — | — | — | — | — | — | — | — | — | — |




Figure B.1 Port 1 Block Diagram (P17)




Figure B.2 Port 1 Block Diagram (P14)




Figure B.3 Port 2 Block Diagram (P22)




Figure B.4 Port 2 Block Diagram (P21)




Figure B.5 Port 2 Block Diagram (P20)




Figure B.6 (1) Port 5 Block Diagram (P57, P56) (for H8/36912 Group)




Figure B.6 (2) Port 5 Block Diagram (P57, P56) (for H8/36902 Group)




Figure B.7 Port 5 Block Diagram (P55)




Figure B.8 Port 5 Block Diagram (P76)




Figure B.9 Port 7 Block Diagram (P75)





Figure B.10 Port 7 Block Diagram (P74)



[Legend]
PDR: Portdata register
PCR: Portcontrol register

Figure B.11 Port 8 Block Diagram (P84 to P81)




Figure B.12 Port 8 Block Diagram (P80)




Figure B.13 Port B Block Diagram (PB3, PB2)





Figure B.14 Port B Block Diagram (PB1, PB0)



[Legend]
PDR: Portdata register
PCR: Portcontrol register

Figure B.15 Port C Block Diagram (PC1)




Figure B.16 Port C Block Diagram (PC0)

B.2 Port States in Each Operating State

| Port | Reset | Active | Sleep | Subsleep | Standby |
|------------|----------------|----------------|----------------|----------|------------|
| P17, P14 | High impedance | Functioning | Retained | Retained | High imped |
| P22 to P20 | High impedance | Functioning | Retained | Retained | High imped |
| P57 to P55 | High impedance | Functioning | Retained | Retained | High imped |
| P76 to P74 | High impedance | Functioning | Retained | Retained | High imped |
| P84 to P80 | High impedance | Functioning | Retained | Retained | High imped |
| PB3 to PB0 | High impedance | High impedance | High impedance | Retained | High imped |
| PC1, PC0 | High impedance | Functioning | Retained | Retained | High imped |

Note: * High level output when the pull-up MOS is in on state.

| | | | | |
|--------------------|----------------------|----------------------|----------------------|--------------|
| | version | | HD64336911G (***) TP | SOP-32 (FF) |
| H8/36902 | Flash memory version | HD64F36902G | HD64F36902GFH | LQFP-32 (FF) |
| | | | HD64F36902GTP | SOP-32 (FF) |
| | | | HD64F36902GP | SDIP-32 (3P) |
| Masked ROM version | HD64336902G | HD64336902G (***) FH | LQFP-32 (FF) | |
| | | HD64336902G (***) TP | SOP-32 (FF) | |
| H8/36901 | Masked ROM version | HD64336901G | HD64336901G (***) FH | LQFP-32 (FF) |
| | | | HD64336901G (***) TP | SOP-32 (FF) |
| H8/36900 | Masked ROM version | HD64336900G | HD64336900G (***) FH | LQFP-32 (FF) |
| | | | HD64336900G (***) TP | SOP-32 (FF) |

[Legend]

(***) : ROM code






Figure D.1 FP-32D Package Dimensions


* $\frac{0.35 \pm 0.05}{0.37 \pm 0.05}$ $\oplus 0.20 (M)$



*Dimension including the plating thickness
Base material dimension

| | |
|------------------------|-------------------|
| Package Code | FP-32A FP-32AV |
| JEDEC | — |
| JEITA | — |
| Mass (reference value) | 0.2 g |

Figure D.2 FP-32A Package Dimension



| Symbol | Dimension in Millimeters | | |
|--------|--------------------------|-------|------|
| | Min | Nom | Max |
| A | — | — | 5.08 |
| A1 | 0.51 | — | — |
| A2 | — | 3.8 | — |
| b | 0.35 | 0.45 | 0.55 |
| b1 | 0.9 | 1.0 | 1.3 |
| b2 | 0.63 | 0.73 | 1.03 |
| c | 0.22 | 0.27 | 0.34 |
| D | 27.8 | 28.0 | 28.2 |
| E | 8.75 | 8.9 | 9.05 |
| e | — | 1.778 | — |
| e1 | — | 10.16 | — |
| L | 3.0 | — | — |
| θ | 0° | — | 15° |

| | |
|------------------------|-------|
| Package Code | 32P4B |
| JEDEC | — |
| JEITA | — |
| Mass (reference value) | 2.2 |

Figure D.3 32P4B Package Dimension

4. When the E7 or E8 is used, address breaks can be either available to the user or for use by the E7 or E8. Address breaks are set as being used by the E7 or E8. Address break control registers must not be accessed when the E7 or E8 is used.
5. When the E7 or E8 is used, $\overline{\text{NMI}}$ is an input/output drain in output mode).

1.1 Features

1

- On-chip memory

| Product Classification | | Remarks |
|------------------------|----------|----------------|
| Masked ROM version | H8/36912 | Under planning |
| | H8/36911 | Under planning |
| | H8/36902 | Under planning |
| | H8/36901 | Under planning |
| | H8/36900 | Under planning |

2

- On-chip oscillator
 - Frequency accuracy: 8MHz \pm 1% (Typ.) $V_{cc} = 5.0\text{ V}$, $T_a = 25^\circ\text{C}$
 - (Flash memory version): 8MHz \pm 3% $V_{cc} = 4.0\text{ to }5.0\text{ V}$, $T_a = -40^\circ\text{C to }100^\circ\text{C}$
 - 10MHz \pm 4% (Typ.) $V_{cc} = 4.0\text{ to }5.0\text{ V}$, $T_a = -40^\circ\text{C to }100^\circ\text{C}$

2

| Package | Code |
|---------|--------|
| LQFP-32 | FP-32A |
| SOP-32 | FP-32D |
| SDIP-32 | 32P4B |

2

- Compact package

| Package |
|----------|
| LQFP-32 |
| SOP-32 |
| SDIP-32* |

Note: * Flash memory version only

or H8/36912 Group (FP-32A)
 Figure 1.4 Pin Arrangement of H8/36902 Group (FP-32A)




Figure 1.5 Pin Arrangement of H8/36912 Group (FP-32D, 32P4B),
 Figure 1.6 Pin Arrangement of H8/36902 Group (FP-32D, 32P4B)




Table 1.1 Pin Functions 9, 10

| Type | Symbol | Pin No. | | Function |
|--------|------------------------------|---------------|---------------|----------------------------|
| | | FP-32D, 32P4B | FP-32A | |
| E7, E8 | E10T_0, E10T_1, E10T_2 | 15, 16, 17 | 11, 12, 13 | Interface for the emulator |

Section 2 CPU 11

- High-speed operation
 - All frequently-used instructions execute in two or f

Figure 2.1 Memory Map (1) 12





Figure 5.1 Block Diagram of Clock Pulse Generators 69



5.2.1 RC Control Register (RCCR) 71

| Bit | Bit Name | Description |
|-----|----------|---|
| 1 | RCPSC1 | Division Ratio Select for On-chip Oscillator |
| 0 | RCPSC0 | The division ratio of R_{osc} changes right after rewriting this bit. These bits can be written to only when the bit in CKCSR is 0. 0X: R_{osc} (not divided) 10: $R_{osc}/2$ 11: $R_{osc}/4$ |

5.2.2 RC Trimming Data Protect Register (RCTRMDPR) 73

| Bit | Bit Name | Description |
|-----|----------|--|
| 4 | TRMDRWE | Trimming Date Register Write Enable This register can be written to when the bit is 0 and this bit is 1. [Setting condition] <ul style="list-style-type: none"> When writing 0 to the WRI bit while the TRMDRWE bit while the PRWE bit is 1. [Clearing conditions] <ul style="list-style-type: none"> Reset When writing 0 to the WRI bit and while the TRMDRWE bit while the PRWE bit is 1. |

5.2.4 Clock Control/Status Register (CKCSR) 74

| Bit | Bit Name | Description |
|-----|----------|--------------------------------|
| 7 | PMRC1 | Port C Function Select 1 and 0 |
| 6 | PMRC0 | |

Figure 5.5 Timing Chart of Switching On-chip Oscillator Clock to External Clock 78

Note: *The ϕ halt duration is the duration from the timing ϕ clock stops to the first rising edge of the ϕ_{osc} clock after six clock cycles clock have elapsed.

Table 5.1 Crystal Resonator Parameters 82

| | |
|-----------------------|-------------|
| Frequency (MHz) | 12 |
| R _s (Max.) | 50 Ω |

Section 7 ROM 97

The features of the 12-kbyte (including 4 kbytes as the E7 control program area) flash memory built into the HD64F3 and HD64F36902G are summarized below.


Figure 7.1 Flash Memory Block Configuration 98

← Programming unit: 64 kbytes →

Table 7.3 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible 105

| Host Bit Rate | System Clock Frequency Range of |
|---------------|----------------------------------|
| 9600bps | 8 MHz (on-chip oscillator clock) |
| 4800bps | 8 MHz (on-chip oscillator clock) |
| 2400bps | 8 MHz (on-chip oscillator clock) |

Figure 7.4 Erase/Erase-Verify Flowchart 111




Section 8 RAM 115

Note: * When the E7 or E8 is used, area H'F980 to H'FD not be accessed.

Register (ICSR)

| Bit | Bit Name | Description |
|-------|----------|---|
| 3 | STOP | Stop Condition Detection Flag [Setting conditions] <ul style="list-style-type: none"> In master mode, when a stop condition is detected after frame transfer In slave mode, when a stop condition is detected after the general call address, the first byte slave address, next to the detection of start condition, according to the address set in SAR |
| | | |


Figure 15.15 Receive Mode Operation Timing 265



15.7 Usage Notes 272 Added

16.3.1 A/D Data Registers A to D (ADDRA to ADDR D) 276
 There are four 16-bit read-only ADDR registers;
 Therefore, byte access to ADDR should be done by reading the upper byte first then the lower one. ADDR is initialized to 0.

Figure 17.2 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit 287



20.3 Electrical Characteristics (Masked ROM Version) 331
 20.3 Electrical Characteristics (Masked ROM Version) (Preliminary)
 The guarantee value for the electrical characteristics of masked ROM version is preliminary.
 20.3.1 Power Supply Voltage and Operating Ranges

Appendix C Product Code Lineup 395

| Product Type | Model Marking | Package Code |
|-------------------------------|---------------------|------------------|
| H8/36912 Flash memory version | HD64F36912GFH | LQFP-32 (FP-32A) |
| | HD64F36912GTP | SOP-32 (FP-32D) |
| | HD64F36912GP | SDIP-32 (32P4B) |
| Masked ROM version | HD64336912G(***) FH | LQFP-32 (FP-32A) |
| | HD64336912G(***) TP | SOP-32 (FP-32D) |
| | HD64336912G(***) P | SDIP-32 (32P4B) |
| H8/36911 Masked ROM version | HD64336911G(***) FH | LQFP-32 (FP-32A) |
| | HD64336911G(***) TP | SOP-32 (FP-32D) |
| | HD64336911G(***) P | SDIP-32 (32P4B) |
| H8/36902 Flash memory version | HD64F36902GFH | LQFP-32 (FP-32A) |
| | HD64F36902GTP | SOP-32 (FP-32D) |
| | HD64F36902GP | SDIP-32 (32P4B) |
| Masked ROM version | HD64336902G(***) FH | LQFP-32 (FP-32A) |
| | HD64336902G(***) TP | SOP-32 (FP-32D) |
| | HD64336902G(***) P | SDIP-32 (32P4B) |
| H8/36901 Masked ROM version | HD64336901G(***) FH | LQFP-32 (FP-32A) |
| | HD64336901G(***) TP | SOP-32 (FP-32D) |
| | HD64336901G(***) P | SDIP-32 (32P4B) |
| H8/36900 Masked ROM version | HD64336900G(***) FH | LQFP-32 (FP-32A) |
| | HD64336900G(***) TP | SOP-32 (FP-32D) |
| | HD64336900G(***) P | SDIP-32 (32P4B) |

Figure D.3 32P4B Package Dimension 398

| | |
|------------------------|-------|
| Package Code | 32P4B |
| JEDEC | — |
| JEITA | — |
| Mass (reference value) | 2.2 |

| | |
|--|----|
| Address break | 63 |
| Addressing modes | |
| Absolute address | 33 |
| Immediate | 34 |
| Memory indirect | 34 |
| Program-counter relative | 34 |
| Register direct | 32 |
| Register indirect | 33 |
| Register indirect with displacement..... | 33 |
| Register indirect with post-increment... | 33 |
| Register indirect with pre-decrement.... | 33 |

| | |
|---|--|
| Boot mode | |
| Erase/erase-verify | |
| Erasing units | |
| Error protection | |
| Hardware protection..... | |
| Program/program-verify | |
| Programming units..... | |
| Programming/erasing in user pr mode..... | |
| Software protection | |

B

| | |
|-------------------------------|-----|
| Bit Synchronous Circuit | 271 |
|-------------------------------|-----|

C

| | |
|---|-----|
| Clock pulse generators | |
| System Prescaler S..... | 83 |
| Clocked Synchronous Serial Format | 263 |
| Condition field..... | 31 |
| Condition-code register (CCR)..... | 16 |
| CPU | 11 |

E

| | |
|-----------------------------------|----|
| Effective address..... | 35 |
| Effective address extension | 31 |

G

| | |
|-------------------------|--|
| General registers | |
|-------------------------|--|

I

| | |
|--|--|
| I/O ports | |
| I/O port block diagrams | |
| I ² C Bus Format | |
| I ² C Bus Interface 2 (IIC2)..... | |
| Instruction set..... | |
| Arithmetic operations instructio | |
| Bit Manipulation instructions... | |
| Block data transfer instructions | |
| Branch instructions | |
| Data Transfer instructions..... | |
| Logic Operations instructions.. | |

| | |
|--|----------|
| L | |
| Low-voltage detection circuit | 285 |
| LVDI | 293, 295 |
| LVDI (interrupt by low voltage detect) circuit..... | 293, 295 |
| LVDR | 292 |
| LVDR (reset by low voltage detect) circuit..... | 292 |

| | |
|-------------------------------|----|
| M | |
| Memory map | 12 |
| Module standby function | 95 |

| | |
|---------------------|-----|
| N | |
| Noise Canceler..... | 265 |

| | |
|---------------------------------|-----|
| O | |
| On-board programming modes..... | 102 |
| Operation field..... | 30 |

| | |
|-------------------------|-----|
| P | |
| Package..... | 2 |
| Package dimensions..... | 396 |

| | |
|--------------|----------|
| R | |
| Register | |
| ABRKCR..... | 64, 304 |
| ABRKSR | 66, 304 |
| ADCR | 278, 303 |
| ADCSR | 276, 303 |
| ADDRA | 275, 303 |
| ADDRB | 275, 303 |
| ADDRC | 275, 303 |
| ADDRD | 275, 303 |
| BARH | 66, 304 |
| BARL..... | 66, 304 |
| BDRH | 66, 304 |
| BDRL..... | 66, 304 |
| BRR | 206, 303 |
| EBR1..... | 101, 303 |
| FENR | 101, 303 |
| FLMCR1..... | 99, 303 |
| FLMCR2..... | 100, 303 |
| GRA | 171, 303 |
| GRB | 171, 303 |
| GRC | 171, 303 |
| GRD..... | 171, 303 |
| ICCR1 | 242, 302 |
| ICCR2..... | 245, 302 |
| ICDRR | 253, 302 |
| ICDRS..... | |
| ICDRT | 253, 302 |
| ICIER..... | 248, 302 |

| | |
|--------------|--------------------|
| PCR1..... | 119, 304, 308, 311 |
| PCR2..... | 122, 304, 308, 311 |
| PCR5..... | 125, 304, 308, 311 |
| PCR7..... | 128, 304, 308, 311 |
| PCR8..... | 131, 304, 308, 311 |
| PDR1 | 119, 304, 308, 310 |
| PDR2 | 122, 304, 308, 310 |
| PDR5 | 126, 304, 308, 310 |
| PDR7 | 129, 304, 308, 310 |
| PDR8 | 131, 304, 308, 310 |
| PDRB..... | 134, 304, 308, 310 |
| PMR1..... | 118, 304, 308, 311 |
| PMR5..... | 125, 304, 308, 311 |
| PUCR1..... | 120, 304, 308, 310 |
| PUCR5..... | 126, 304, 308, 310 |
| RDR..... | 200, 303, 307, 310 |
| RSR..... | 200 |
| SAR | 252, 302, 306, 309 |
| SCR3..... | 202, 303, 307, 310 |
| SMR..... | 201, 303, 307, 310 |
| SPMR | 211, 303, 307, 310 |
| SSR..... | 204, 303, 307, 310 |
| SYSCR1 | 86, 304, 308, 311 |
| SYSCR2 | 88, 304, 308, 311 |
| TCB1 | 141, 302, 306, 309 |
| TCNT..... | 171, 306, 309 |
| TCNTV..... | 147, 303, 307, 310 |
| TCORA..... | 148, 303, 307, 310 |

| | |
|------------|----------|
| TLB1..... | |
| TMB1..... | 140, 302 |
| TMRW | 163, 302 |
| TMWD..... | 194, 302 |
| TSR..... | |
| TSRW | 166, 302 |

Register field.....

S

| | |
|---|--|
| Serial communication interface 3 (SCI3) | |
| Asynchronous mode..... | |
| Bit rate..... | |
| Break..... | |
| Clocked synchronous mode | |
| Framing error | |
| Multiprocessor communication function | |
| Overrun error | |
| Parity error | |
| Slave address..... | |
| Stack pointer (SP) | |
| Start condition..... | |
| Stop condition | |
| System clocks | |



**Renesas 16-Bit Single-Chip Microcomputer
Hardware Manual
H8/36912 Group, H8/36902 Group**

Publication Date: Rev.1.00, Nov. 07, 2003
Rev.3.00, Sep. 14, 2006

Published by: Sales Strategic Planning Div.
Renesas Technology Corp.

Edited by: Customer Support Department
Global Strategic Communication Div.
Renesas Solutions Corp.

© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan,
Tel: <603> 7955-9390, Fax: <603> 7955-9510



H8/36912 Group, H8/36902 Group Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0105-0300

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [16-bit Microcontrollers - MCU category](#):

Click to view products by [Renesas manufacturer](#):

Other Similar products are found below :

[MB90F036APMC-GSE1](#) [MB90F342CASPMC-GSE1](#) [MB90F345CESPMC-GE1](#) [MB90F349CAPFR-GSE1](#) [MB90F428GCPFR-GSE1](#)
[MB90F462APFM-GE1](#) [MB90F462APMC-G-SNE1](#) [MB90F497GPF-GE1](#) [MB90F546GSPFR-GE1](#) [MB90F947APFR-GS-SPE1](#)
[MB96F346RSBPMC-GS-N2E2](#) [MB96F683RBPMC-GSAE1](#) [R5F11BGEAFB#30](#) [DF3026XBL25V](#) [S912ZVFP64F1VLL](#)
[R4F24268NVRFQV](#) [R5F107DEGSP#X0](#) [R5F11B7EANA#U0](#) [R5F21172DSP#U0](#) [M30622F8PGP#U3C](#) [MB90092PF-G-BNDE1](#)
[MB90F335APMC1-G-SPE1](#) [MB90F342CASPF-R-GS-N2E1](#) [MB90F345CAPFR-GSE1](#) [MB90F543GPF-GE1](#) [MB90F546GSPF-GE1](#)
[MB90F568PMCR-GE1](#) [MB90F594APFR-GE1](#) [MB90F882ASPMC-GE1](#) [MB96F346RSAPQCR-GS-N2E2](#) [MB96F387RSBPMC-GSE2](#)
[MB96F387RSBPMC-GS-N2E2](#) [MB96F395RSAPMC-GSE2](#) [MB96F623RBPMC1-GSE1](#) [MB96F646RBPMC-GSE1](#)
[XE167F96F66LACFXUMA1](#) [MB96F696RBPMC-GSAE1](#) [MB96F018RBPMC-GSE1](#) [MB90F962SPMCR-GE1](#) [MB90F867ASPFR-GE1](#)
[MB90F543GPF-G-FLE1](#) [MB90F345CESPF-GE1](#) [M30290FCHP#U3A](#) [DF2239FA20IV](#) [HD64F3672FPV](#) [R5F104AEASP#V0](#)
[R5F100BCANA#U0](#) [R5F100BFANA#U0](#) [S9S12H256J2VFVER](#) [R5F100ACASP#V0](#)