550kHz, PolyPhase, High Efficiency, Synchronous Step-Down Switching Regulator DESCRIPTION

## feATURES

## - Wide $\mathrm{V}_{\text {IN }}$ Range: 4V to 36V Operation

- Reduces Required Input Capacitance and Power Supply Induced Noise
- $\pm 1 \%$ Output Voltage Accuracy
- Phase-Lockable Fixed Frequency: 250kHz to 550kHz
- True Remote Sensing Differential Amplifier
- PolyPhase ${ }^{\circledR}$ Extends from Two to Twelve Phases
- Reduces the Size and Value of Inductors
- Current Mode Control Ensures Current Sharing
- 1.1 MHz Effective Switching Frequency (2-Phase)
- OPTI-LOOP ${ }^{\circledR}$ Compensation Reduces Cout
- Power Good Output Voltage Indicator
- Very Low Dropout Operation: 99\% Duty Cycle
- Adjustable Soft-Start Current Ramping
- Internal Current Foldback Plus Shutdown Timer
- Overvoltage Soft-Latch Eliminates Nuisance Trips
- Available in $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN
and 28-Lead SSOP Packages


## APPLICATIONS

- Desktop Computers/Servers
- Large Memory Arrays
- DC Power Distribution Systems
$\boldsymbol{\mathcal { G }}$, LT, LTC, LTM, PolyPhase, OPTI-LOOP, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

The LTC ${ }^{\circledR} 3729$ is a multiple phase, synchronous step-down current mode switching regulator controller that drives N-channel external power MOSFET stages in a phase-lockable fixed frequency architecture. The PolyPhase controller drives its two output stages out of phase at frequencies up to 550 kHz to minimize the RMS ripple currents in both input and output capacitors. The output clock signal allows expansion for up to 12 evenly phased controllers for systems requiring 15A to 200A of output current. The multiple phase technique effectively multiplies the fundamental frequency by the number of channels used, improving transient response while operating each channel at an optimum frequency for efficiency. Thermal design is also simplified.
An internal differential amplifier provides true remote sensing of the regulated supply's positive and negative output terminals as required for high current applications.
A RUN/SS pin provides both soft-start and optional timed, short-circuit shutdown. Current foldback limits MOSFET dissipation during short-circuit conditions when the overcurrent latchoff is disabled. OPTI-LOOP compensation allows the transient response to be optimized over a wide range of output capacitance and ESR values. The LTC3729 includes a power good output pin that indicates when the output is within $\pm 7.5 \%$ of the designed set point.

## TYPICAL APPLICATION



Figure 1. High Current Dual Phase Step-Down Converter

## ABSOLUTE MAXIMUM RATINGS（Note 1）

## Input Supply Voltage（ $\mathrm{V}_{\mathrm{IN}}$ ） <br> Topside Driver Voltages（BOOST1，2 <br> Switch Voltage（SW1，2） <br> SENSE1＋${ }^{+}$SENSE2 ${ }^{+}$，SENSE1 ${ }^{-}$， <br> SENSE2－Voltages <br> $\qquad$ <br> EAIN， $\mathrm{V}_{0 \mathrm{~s}^{+},}, \mathrm{V}_{0 \mathrm{~S}}{ }^{-}$，EXTV ${ }_{\mathrm{cc}}$ ，INTV ${ }_{\mathrm{CC}}$ ， <br> RUN／SS，PGOOD Voltages <br> $\qquad$ <br> Boosted Driver Voltage（BOOST－SW） <br> PLLFLTR，PLLIN，CLKOUT，PHASMD， <br> $\qquad$ INTV $_{\text {cc }}$ to -0.3 V for $\mathrm{V}_{\text {IN }} \geq 7 \mathrm{~V}$ <br> $V_{\text {DIFFOUT }}$ Voltages <br> PIn CONFIGURATION

36 V to -0.3 V
$\qquad$ 42 V to -0.3 V （1．1）INTV ${ }_{\text {CC }}$ to -0.3 V 7 V to -0.3 V 7 V to -0.3 V$I_{T H}$ Voltage
$V_{\text {DIFFOUT }}$ Voltages．．．．．．．．．．．．． $\mathrm{V}_{\text {IN }}-2 \mathrm{~V}$ to -0.3 V for $\mathrm{V}_{\text {IN }}<7 \mathrm{~V}$
$\qquad$ $V_{\text {DIFFOUT }}$ Voltages．．．．．．．．．．．．． $\mathrm{V}_{\text {IN }}-2 \mathrm{~V}$ to -0.3 V for $\mathrm{V}_{\text {IN }}<7 \mathrm{~V}$
Doun

$$
\text { Peak Output Current <1 } 1 \mu \mathrm{~s}(\mathrm{TGL1} 1,2, \mathrm{BG} 1,2) \text {.................. } \mathrm{SA}
$$

$$
\text { INTV }{ }_{\text {CC }} \text { RMS Output Current.............................. } 50 \mathrm{~mA}
$$

Operating Ambient Temperature
Range（Note 6） $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Junction Temperature（Note 2）．．．．．．．．．．．．．．．．．．．．．．．．．．． $125^{\circ} \mathrm{C}$
Storage Temperature Range．． $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature（Soldering， 10 sec ） （G Package Only） $\qquad$
$\qquad$ $300^{\circ} \mathrm{C}$

| TOP VIEW |  | TOP VIEW |  |  |
| :---: | :---: | :---: | :---: | :---: |
| RUN／SS | 28 clkout | 岂岂 岕 点 |  |  |
| SENSE1＋ | 27 TG1 |  |  |  |
| SENSE1－ | 26 SW1 |  |  | BOOST1 |
| Eain | 25 BOOST1 |  |  |  |
| PlLFLTR | 24 VIN | PLLFLTR | $2 \quad 1$ | $\mathrm{V}_{\mathrm{IN}}$ |
| PLLIN | 23 BG1 | PLLIN | $3 \quad 1$ | BG1 |
| PHASMD | 22 ExTV ${ }_{\text {cc }}$ | PHASMD | 4 1 21 | EXTV ${ }_{\text {c }}$ |
| $1_{\text {TH }}$ | 21 INTV ${ }_{\text {cc }}$ | $1_{\text {TH }}{ }_{5}$ | 5 1 20 | $\mathrm{INTV}_{\text {cc }}$ |
| SGND | 20 PGND | SGND 6 | 6 1 19 | PGND |
| Sarout | ${ }^{10} \mathrm{PG}$ | $V_{\text {DIFFOUT }} 7$ | 7 1 | BG2 |
| $V_{\text {DIFFOUT }}$ | 19 BG2 | $\mathrm{V}_{0 \text { S }}$ | 8 l－－－－－－－－－－－」 17 | BOOST2 |
| $\mathrm{V}_{0 \mathrm{~S}}{ }^{-1}$ | 18 BOOST2 |  | 9 $10 \sqrt{11} 12 \sqrt{13} 14 \sqrt{1516}$ |  |
| $\mathrm{V}_{\text {SS }}{ }^{+}$ | 17 SW2 | ${ }^{+} 0^{0} 0$ ditan n |  |  |
| SENSE2－ | 16 TG2 |  |  |  |
| SENSE2 ${ }^{+}$ | 15 PGOOD |  |  |  |  |
|  |  | UH PACKAGE <br> 32－LEAD $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ PLASTIC QFN |  |  |
| G PACKAGE 28－LEAD PLASTIC SSOP |  |  |  |  |  |
| $T_{\text {Jmax }}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=95^{\circ} \mathrm{C} / \mathrm{W}$ |  | EXPOSED PAD IS GND，MUST BE SOLDERED TO PCB |  |  |

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3729EG\＃PBF | LTC3729EG\＃TRPBF | LTC3729 | 28 －Lead Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC3729EUH\＃PBF | LTC3729EUH\＃TRPBF | 3729 | $32-$ Lead $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

[^0]Consult LTC Marketing for information on non－standard lead based finish parts．
For more information on lead free part marking，go to：http：／／www．linear．com／leadfree／
For more information on tape and reel specifications，go to：http：／／www．linear．com／tapeandreel／

ELECTRICAL CHARACTERISTICS The odenotes the speciifications which apply vere the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{RUN} / \mathrm{SS}}=5 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Main Control Loop |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {EAIN }}$ | Regulated Feedback Voltage | (Note 3); $\mathrm{I}_{\text {TH }}$ Voltage $=1.2 \mathrm{~V}$ | $\bullet$ | 0.792 | 0.800 | 0.808 | V |
| $V_{\text {SENSEMAX }}$ | Maximum Current Sense Threshold | $\begin{aligned} & \mathrm{V}_{\text {SENSE }}-=5 \mathrm{~V} \\ & \mathrm{~V}_{\text {SENSE1, } 2}=5 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 62 \\ & 65 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{aligned} & 88 \\ & 85 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\underline{I_{\text {INEAIN }}}$ | Feedback Current | (Note 3) |  |  | -5 | -50 | nA |
| V Loadreg | Output Voltage Load Regulation | (Note 3) <br> Measured in Servo Loop; $I_{T H}$ Voltage $=0.7 \mathrm{~V}$ <br> Measured in Servo Loop; $I_{\text {TH }}$ Voltage $=2 \mathrm{~V}$ | $\bullet$ |  | $\begin{gathered} 0.1 \\ -0.1 \end{gathered}$ | $\begin{gathered} 0.5 \\ -0.5 \end{gathered}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| $V_{\text {REFLNREG }}$ | Reference Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ to 30V (Note 3) |  |  | 0.002 | 0.02 | \%/V |
| $\mathrm{V}_{\text {OVL }}$ | Output Overvoltage Threshold | Measured at $\mathrm{V}_{\text {EAIN }}$ | $\bullet$ | 0.84 | 0.86 | 0.88 | V |
| UVLO | Undervoltage Lockout | $\mathrm{V}_{\text {IN }}$ Ramping Down |  | 3 | 3.5 | 4 | V |
| $g_{m}$ | Transconductance Amplifier $\mathrm{gm}_{\mathrm{m}}$ | $\mathrm{I}_{\text {TH }}=1.2 \mathrm{~V}$; Sink/Source 5 $\mu \mathrm{A}$; (Note 3) |  |  | 3 |  | mmho |
| $\mathrm{gmOL}^{\text {m }}$ | Transconductance Amplifier Gain | $\mathrm{I}_{\text {TH }}=1.2 \mathrm{~V}$; ( $\mathrm{gm}_{\mathrm{m}} \times \mathrm{Z}$; No Ext Load); (Note 3) |  |  | 1.5 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{I}_{0}$ | Input DC Supply Current Normal Mode Shutdown | (Note 4) <br> EXTV $_{\text {CC }}$ Tied to $\mathrm{V}_{\text {OUT }} ; \mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ <br> $V_{\text {RUN/SS }}=0 \mathrm{~V}$ |  |  | $\begin{gathered} 580 \\ 20 \end{gathered}$ | 40 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| IRUN/SS | Soft-Start Charge Current | $\mathrm{V}_{\text {RUN/SS }}=1.9 \mathrm{~V}$ |  | -0.5 | -1.2 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {RUN/SS }}$ | RUN/SS Pin ON Threshold | VRUN/SS Rising |  | 1.0 | 1.5 | 1.9 | V |
| $\mathrm{V}_{\text {RUN/SSLO }}$ | RUN/SS Pin Latchoff Arming | $\mathrm{V}_{\text {RUN/SS }}$ Rising from 3V |  |  | 3.8 | 4.5 | V |
| ${ }_{\text {ISCL }}$ | RUN/SS Discharge Current | Soft Short Condition $\mathrm{V}_{\text {EAIN }}=0.5 \mathrm{~V}$; $\mathrm{V}_{\text {RUN/SS }}=4.5 \mathrm{~V}$ |  | 0.5 | 2 | 4 | $\mu \mathrm{A}$ |
| ISDLDO | Shutdown Latch Disable Current | $V_{\text {EAIN }}=0.5 \mathrm{~V}$ |  |  | 1.6 | 5 | $\mu \mathrm{A}$ |
| $I_{\text {SENSE }}$ | Total Sense Pins Source Current | Each Channel; $\mathrm{V}_{\text {SENSE1 }}{ }^{-} 2^{-}=\mathrm{V}_{\text {SENSE1 }}{ }^{+}, 2^{+}=0 \mathrm{~V}$ |  | -85 | -60 |  | $\mu \mathrm{A}$ |
| $\mathrm{DF}_{\text {MAX }}$ | Maximum Duty Factor | In Dropout |  | 98 | 99.5 |  | \% |
| $\begin{aligned} & \text { TG1, } 2 \mathrm{t}_{\mathrm{r}} \\ & \text { TG1, } 2 \mathrm{t}_{\mathrm{f}} \\ & \hline \end{aligned}$ | Top Gate Transition Time: Rise Time <br> Fall Time | $\begin{aligned} & C_{\text {LOAD }}=3300 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{LOAD}}=3300 \mathrm{pF} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 30 \\ & 40 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{BG1}, 2 \mathrm{t}_{\mathrm{r}} \\ & \mathrm{BG1} 1,2 \mathrm{t}_{\mathrm{f}} \end{aligned}$ | Bottom Gate Transition Time: Rise Time Fall Time | $\begin{aligned} & C_{\text {LOAD }}=3300 \mathrm{pF} \\ & C_{\text {LOAD }}=3300 \mathrm{pF} \end{aligned}$ |  |  | $\begin{aligned} & 30 \\ & 20 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | ns |
| TG/BG tid | Top Gate Off to Bottom Gate On Delay Synchronous Switch-On Delay Time | $C_{\text {LOAD }}=3300 \mathrm{pF}$ Each Driver |  |  | 90 |  | ns |
| BG/TG t ${ }_{2 \mathrm{D}}$ | Bottom Gate Off to Top Gate On Delay Top Switch-On Delay Time | $C_{\text {LOAD }}=3300 \mathrm{pF}$ Each Driver |  |  | 90 |  | ns |
| $\mathrm{t}_{\text {ON(MIN) }}$ | Minimum On-Time | Tested with a Square Wave (Note 5) |  |  | 100 |  | ns |
| Internal $\mathrm{V}_{\text {CC }}$ Regulator |  |  |  |  |  |  |  |
| VIntVcc | Internal VCC Voltage | $6 \mathrm{~V}<\mathrm{V}_{\text {IN }}<30 \mathrm{~V}$; $\mathrm{V}_{\text {EXTVCC }}=4 \mathrm{~V}$ |  | 4.8 | 5.0 | 5.2 | V |
| V LDO INT | INTV ${ }_{\text {CC }}$ Load Regulation | $\mathrm{I}_{\text {CC }}=0$ to 20mA; $\mathrm{V}_{\text {EXTVCC }}=4 \mathrm{~V}$ |  |  | 0.2 | 1.0 | \% |
| V LDO EXT | EXTV ${ }_{\text {cc }}$ Voltage Drop | $\mathrm{I}_{\text {CC }}=20 \mathrm{~mA} ; \mathrm{V}_{\text {EXTVCC }}=5 \mathrm{~V}$ |  |  | 80 | 160 | mV |
| V EXTVCC | EXTV ${ }_{\text {CC }}$ Switchover Voltage | $\mathrm{I}_{\text {CC }}=20 \mathrm{~mA}$, EXTV ${ }_{\text {CC }}$ Ramping Positive | $\bullet$ | 4.5 | 4.7 |  | V |
| VLDOHYS | EXTV ${ }_{\text {CC }}$ Switchover Hysteresis | $\mathrm{I}_{\text {CC }}=20 \mathrm{~mA}$, EXTV $_{\text {CC }}$ Ramping Negative |  |  | 0.2 |  | V |
| Oscillator and Phase-Locked Loop |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {NOM }}$ | Nominal Frequency | $V_{\text {PLLFLTR }}=1.2 \mathrm{~V}$ |  | 360 | 400 | 440 | kHz |
| f LOW | Lowest Frequency | $V_{\text {PLLFLTR }}=0 \mathrm{~V}$ |  | 230 | 260 | 290 | kHz |
| $\mathrm{f}_{\text {HIGH }}$ | Highest Frequency | $V_{\text {PLLFLTR }} \geq 2.4 \mathrm{~V}$ |  | 480 | 550 | 590 | kHz |
| RPLLIN | PLLIN Input Resistance |  |  |  | 50 |  | k $\Omega$ |
|  |  |  |  |  |  |  | 3729fb |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the speciifications which apply ver the tull operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=15 \mathrm{~V}, \mathrm{~V}_{\text {RUN/SS }}=5 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP |
| :--- | :--- | :--- | :---: | :---: |
| IPLLFLTR | Phase Detector Output Current |  |  | MAX | UNITS

PGOOD Output

| $\mathrm{V}_{\text {PGL }}$ | PGOOD Voltage Low | $\mathrm{IPGOOD}=2 \mathrm{~mA}$ |  | 0.1 | 0.3 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPGOOD | PGOOD Leakage Current | $V_{\text {PGOOD }}=5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $V_{P G}$ | PGOOD Trip Level, Either Controller | $V_{\text {EAIN }}$ with Respect to Set Output Voltage <br> $V_{\text {EAIN }}$ Ramping Negative <br> $V_{\text {EAIN }}$ Ramping Positive | $\begin{gathered} -6 \\ 6 \end{gathered}$ | $\begin{gathered} -7.5 \\ 7.5 \end{gathered}$ | $\begin{gathered} -9.5 \\ 9.5 \end{gathered}$ | \% |
| Differential Amplifier |  |  |  |  |  |  |
| $A_{\text {DA }}$ | Gain |  | 0.995 | 1 | 1.005 | V/V |
| $\mathrm{CMRR}_{\text {DA }}$ | Common Mode Rejection Ratio | $\mathrm{OV}<\mathrm{V}_{\mathrm{CM}}<5 \mathrm{~V}$ | 46 | 55 |  | dB |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Measured at $\mathrm{V}_{0 \text { S }}{ }^{+}$Input |  | 80 |  | $\mathrm{k} \Omega$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: $T_{\mathrm{J}}$ is calculated from the ambient temperature $\mathrm{T}_{\mathrm{A}}$ and power dissipation $P_{D}$ according to the following formulas:

$$
\text { LTC3729EG: } T_{J}=T_{A}+\left(P_{D} \bullet 95^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

$$
\text { LTC3729EUH: } \mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \cdot 34^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

Note 3: The LTC3729 is tested in a feedback loop that servos $\mathrm{V}_{\text {ITH }}$ to a specified voltage and measures the resultant $V_{\text {EAIN }}$.

Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.
Note 5: The minimum on-time condition corresponds to the on inductor peak-to-peak ripple current $\geq 40 \%$ of $I_{\text {MAX }}$ (see Minimum On-Time Considerations in the Applications Information section).
Note 6: The LTC3729E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.

## TYPICAL PERFORMANCE CHARACTERISTICS

Efficiency vs Input Voltage (Figure 12)


INTV $_{\text {cc }}$ and EXTV ${ }_{\text {cc }}$ Switch Voltage vs Temperature


3729 G06
Maximum Current Sense Threshold vs Percent of Nominal Output Voltage (Foldback)



3729 G01

Efficiency vs Output Current (Figure 12)


EXTV ${ }_{\text {cc }}$ Voltage Drop


3729 G05

Maximum Current Sense Threshold vs Duty Factor


3729 G08

Internal 5V LDO Line Reg


## TYPICAL PERFORMANCE CHARACTERISTICS



Maximum Current Sense
Threshold vs Temperature



## TYPICAL PERFORMANCE CHARACTERISTICS




3729 G23
Undervoltage Lockout vs Temperature


EXTV $_{\text {CC }}$ Switch Resistance vs Temperature


Oscillator Frequency vs Temperature


3729 G24
Shutdown Latch Thresholds
vs Temperature


## PIn FUNCTIONS G Package/UH Package

RUN/SS (Pin 1/Pin 28): Combination of Soft-Start, Run Control Input and Short-Circuit Detection Timer. A capacitor to ground at this pin sets the ramp time to full current output. Forcing this pin below 0.8 V causes the IC to shut down all internal circuitry. All functions are disabled in shutdown.

SENSE1+ ${ }^{+}$, SENSE2 ${ }^{+}$(Pins 2,14/Pins 30, 12): The ( + ) Input to the Differential Current Comparators. The $I_{T H}$ pin voltage and built-in offsets between SENSE- and SENSE ${ }^{+}$pins in conjunction with ReENSE Set the current trip threshold.
SENSE1-, SENSE2- (Pins 3, 13/Pins 31, 11): The (-) Input to the Differential Current Comparators.
EAIN (Pin 4/Pin 1): Input to the Error Amplifier that compares the feedback voltage to the internal 0.8 V reference voltage. This pin is normally connected to a resistive divider from the output of the differential amplifier (DIFFOUT).
PLLFLTR (Pin 5/Pin 2): The Phase-Locked Loop's Low Pass Filter is tied to this pin. Alternatively, this pin can be driven with an AC or DC voltage source to vary the frequency of the internal oscillator.

PLLIN (Pin 6/Pin 3): External Synchronization Input to Phase Detector. This pin is internally terminated to SGND with $50 \mathrm{k} \Omega$. The phase-locked loop will force the rising top gate signal of controller 1 to be synchronized with the rising edge of the PLLIN signal.

PHASMD (Pin 7/Pin 4): Control Input to Phase Selector which determines the phase relationships between controller 1, controller 2 and the CLKOUT signal.

ITH (Pin 8/Pin 5): Error Amplifier Output and Switching Regulator Compensation Point. Both current comparator's thresholds increase with this control voltage. The normal voltage range of this pin is from OV to 2.4 V .
SGND (Pin 9/Pin 6): Signal Ground, common to both controllers, must be routed separately from the input switched current ground path to the common (-) terminal(s) of the Cout capacitor(s).
$V_{\text {DIFFOUT }}$ (Pin 10/Pin 7): Output of a Differential Amplifier that provides true remote output voltage sensing. This pin normally drives an external resistive divider that sets the output voltage.
$\mathrm{V}_{0 S^{-}}, \mathrm{V}_{\text {os }}{ }^{+}$(Pins 11, 12/Pins 8,9):Inputsto an Operational Amplifier. Internal precision resistors capable of being electronically switched in or out can configure it as a differential amplifier or an uncommitted Op Amp.

PGOOD (Pin 15/Pin 13): Open-Drain Logic Output. PGOOD is pulled to ground when the voltage on the EAIN pin is not within $\pm 7.5 \%$ of its set point.
TG2, TG1 (Pins 16, 27/Pins 14, 26): High Current Gate Drives for Top N-Channel MOSFETS. These are the outputs of floating drivers with a voltage swing equal to INTV ${ }_{C C}$ superimposed on the switch node voltage SW.
SW2, SW1 (Pins 17, 26/Pins 15, 25): Switch Node Connections to Inductors. Voltage swing at these pins is from a Schottky diode (external) voltage drop below ground to $\mathrm{V}_{\mathrm{IN}}$.
BOOST2, BOOST1 (Pins 18, 25/Pins 17, 24): Bootstrapped Supplies to the Topside Floating Drivers. Capacitors are connected between the Boost and Switch pins and Schottky diodes are tied between the Boost and INTV $_{\text {cc }}$ pins. Voltage swing at the Boost pins is from INTV ${ }_{\text {cc }}$ to $\left(\mathrm{V}_{\text {IN }}+\mathrm{INTV}_{C C}\right)$.
BG2, BG1 (Pins 19, 23/Pins 18, 22): High Current Gate Drives for Bottom Synchronous N-Channel MOSFETS. Voltage swing at these pins is from ground to $\mathrm{INTV}_{\text {cc }}$.
PGND (Pin 20/Pin 19): Driver Power Ground. Connect to sources of bottom N-channel MOSFETS and the (-) terminals of $\mathrm{C}_{\mathrm{N}}$.
INTV $_{\text {CC }}$ (Pin 21/Pin 20): Output of the Internal 5V Linear Low Dropout Regulator and the EXTV ${ }_{c C}$ Switch. The driver and control circuits are powered from this voltage source. Decouple to power ground with a $1 \mu \mathrm{~F}$ ceramic capacitor placed directly adjacent to the IC and minimum of $4.7 \mathrm{\mu F}$ additional tantalum or other low ESR capacitor.

## LTC3729

## PIn FUnCTIOnS g Package/UH Package

EXTV $_{\text {CC }}$ (Pin 22/Pin 21): External Power Input to an Internal Switch. This switch closes and supplies INTV ${ }_{\text {CC }}$, bypassing the internal low dropout regulator whenever EXTV ${ }_{\text {CC }}$ is higher than 4.7 V . See EXTV CC Connection in the Applications Information section. Do not exceed 7V on this pin and ensure $\mathrm{V}_{\text {EXTVCC }} \leq \mathrm{V}_{\text {INTVCC }}$.
$V_{\text {IN }}$ (Pin 24/Pin 23): Main Supply Pin. Should be closely decoupled to the IC's signal ground pin.
CLKOUT (Pin 28/Pin 27): Output Clock Signal available to daisychain other controller ICs for additional MOSFET driver stages/phases.

## FUNCTIONAL DIAGRAM



## OPERATIO (Refer to Functional Diagram)

## Main Control Loop

The LTC3729 uses a constant frequency, current mode step-down architecture. During normal operation, the top MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the main current comparator, I1, resets the RS latch. The peak inductor current at which I1 resets the RS latch is controlled by the voltage on the $\mathrm{I}_{\text {TH }}$ pin, which is the output of the error amplifier EA. The differential amplifier, A1, produces a signal equal to the differential voltage sensed across the output capacitor but re-references it to the internal signal ground (SGND) reference. The EAIN pin receives a portion of this voltage feedback signal at the DIFFOUT pin which is compared to the internal reference voltage by the EA. When the load current increases, it causes a slight decrease in the EAIN pin voltage relative to the 0.8 V reference, which in turn causes the $\mathrm{I}_{\mathrm{TH}}$ voltage to increase until the average inductor current matches the new load current. After the top MOSFET has turned off, the bottom MOSFET is turned on for the rest of the period.

The top MOSFET drivers are biased from floating bootstrap capacitor $C_{B}$, which normally is recharged during each off cycle through an external Schottky diode. When $\mathrm{V}_{\text {IN }}$ decreases to a voltage close to $\mathrm{V}_{\text {out }}$, however, the loop may enter dropout and attempt to turn on the top MOSFET continuously. A dropout detector detects this condition and forces the top MOSFET to turn off for about 400ns every 10th cycle to recharge the bootstrap capacitor.

The main control loop is shut down by pulling Pin 1 (RUN/SS) Iow. Releasing RUN/SS allows an internal $1.2 \mu \mathrm{~A}$ current source to charge soft-start capacitor $\mathrm{C}_{S S}$. When $\mathrm{C}_{S S}$ reaches 1.5 V , the main control loop is enabled with the $I_{\text {TH }}$ Voltage clamped at approximately $30 \%$ of its maximum value. As C $_{S S}$ continues to charge, $I_{T H}$ is gradually released allowing normal operation to resume. When the RUN/SS pin is low, all LTC3729 functions are shut down. If $\mathrm{V}_{\text {OUT }}$ has not reached 70\% of its nominal value when C ${ }_{S S}$ has charged to 4.1 V , an overcurrent latchoff can be invoked as described in the Applications Information section.

## Low Current Operation

The LTC3729 operates in a continuous, PWM control mode. The resulting operation at low output currents optimizes transient response at the expense of substantial negative inductor current during the latter part of the period. The level of ripple current is determined by the inductor value, input voltage, output voltage, and frequency of operation.

## Frequency Synchronization

The phase-locked loop allows the internal oscillator to be synchronized to an external source via the PLLIN pin. The output of the phase detector at the PLLFLTR pin is also the DCfrequency control input of the oscillator that operates over a 250 kHz to 550 kHz range corresponding to a DC voltage input from OV to 2.4V. When locked, the PLL aligns the turn on of the top MOSFET to the rising edge of the synchronizing signal. When PLLIN is left open, the PLLFLTR pin goes low, forcing the oscillator to minimum frequency.

The internal master oscillator runs at a frequency twelve times that of each controller's frequency. The PHASMD pin determines the relative phases between the internal controllers as well as the CLKOUT signal as shown in Table 1. The phases tabulated are relative to zero phase being defined as the rising edge of the top gate (TG1) driver output of controller 1.

Table 1.

| $V_{\text {PHASMD }}$ | GND | OPEN | INTV ${ }_{\text {CC }}$ |
| :--- | :---: | :---: | :---: |
| Controller 2 | $180^{\circ}$ | $180^{\circ}$ | $240^{\circ}$ |
| CLKOUT | $60^{\circ}$ | $90^{\circ}$ | $120^{\circ}$ |

The CLKOUT signal can be used to synchronize additional power stages in a multiphase power supply solution feeding a single, high current output or separate outputs. Input capacitance ESR requirements and efficiency losses are substantially reduced because the peak currentdrawn from the input capacitor is effectively divided by the number of phases used and power loss is proportional to the RMS current squared. A two stage, single output voltage implementation can reduce input path power loss by $75 \%$ and radically reduce the required RMS current rating of the input capacitor(s).

## OPGRATIOी (Refer to Functional Diagram)

## INTV $_{\text {CC }} /$ EXTV $_{\text {CC }}$ Power

Power for the top and bottom MOSFET drivers and most of the IC circuitry is derived from INTV ${ }_{c c}$. When the EXTV ${ }_{C C}$ pin is left open, an internal 5 V low dropout regulator supplies INTV ${ }_{C C}$ power. If the EXTV ${ }_{\text {CC }}$ pin is taken above 4.7 V , the 5 V regulator is turned off and an internal switch is turned on connecting EXTV ${ }_{\text {CC }}$ to INTV $_{\text {CC }}$. This allows the INTV $_{\text {CC }}$ power to be derived from a high efficiency external source such as the output of the regulator itself or a secondary winding, as described in the Applications Information section. An external Schottky diode can be used to minimize the voltage drop from EXTV ${ }_{C C}$ to INTV $_{\text {CC }}$ in applications requiring greater than the specified INTV ${ }_{C C}$ current. Voltages up to 7 V can be applied to EXTV Cc for additional gate drive capability.

## Differential Amplifier

This amplifier provides true differential output voltage sensing. Sensing both $\mathrm{V}_{\text {OUT }}{ }^{+}$and $\mathrm{V}_{\text {OUT }}{ }^{-}$benefits regulation in high current applications and/or applications having electrical interconnection losses.

## Power Good (PGOOD)

The PGOOD pin is connected to the drain of an internal MOSFET. The MOSFET turns on when the output is not within $\pm 7.5 \%$ of its nominal output level as determined by
the feedback divider. When the output is within $\pm 7.5 \%$ of its nominal value, the MOSFET is turned off within $10 \mu \mathrm{~s}$ and the PGOOD pin should be pulled up by an external resistor to a source of up to 7 V .

## Short-Circuit Detection

The RUN/SS capacitor is used initially to limit the inrush current from the input power source. Once the controllers have been given time, as determined by the capacitor on the RUN/SS pin, to charge up the output capacitors and provide full load current, the RUN/SS capacitor is then used as a short-circuit timeout circuit. If the output voltage falls to less than $70 \%$ of its nominal output voltage the RUN/SS capacitor begins discharging assuming that the output is in a severe overcurrent and/or short-circuit condition. If the condition lasts for a long enough period as determined by the size of the RUN/SS capacitor, the controller will be shut down until the RUN/SS pin voltage is recycled. This built-in latchoff can be overidden by providing a $>5 \mu \mathrm{~A}$ pull-up current at a compliance of 5 V to the RUN/SS pin. This current shortens the soft-start period but also prevents net discharge of the RUN/SS capacitor during a severe overcurrent and/or short-circuit condition. Foldback current limiting is activated when the output voltage falls below $70 \%$ of its nominal level whether or not the short-circuit latchoff circuit is enabled.

## APPLICATIONS INFORMATION

The basic LTC3729 application circuit is shown in Figure 1 on the first page. External component selection is driven by the load requirement, and begins with the selection of RSENSE1, 2. Once RSENSE1, 2 are known, L1 and L2 can be chosen. Next, the power MOSFETs and D1 and D2 are selected. The operating frequency and the inductor are chosen based mainly on the amount of ripple current. Finally, $\mathrm{C}_{\mathrm{IN}}$ is selected for its ability to handle the input ripple current (that PolyPhase operation minimizes) and Cout is chosen with low enough ESR to meet the output ripple voltage and load step specifications (also minimized with PolyPhase). The circuit shown in Figure 1 can be configured for operation up to an input voltage of 28 V (limited by the external MOSFETs).

## $R_{\text {SENSE }}$ Selection For Output Current

$R_{\text {SENSE1, } 2}$ are chosen based on the required output current. The LTC3729 current comparator has a maximum threshold of $75 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$ and an input common mode range of SGND to 1.1 ( INTV ${ }_{C C}$ ). The current comparator threshold sets the peak inductor current, yielding a maximum average output current $I_{\text {MAX }}$ equal to the peak value less half the peak-to-peak ripple current, $\Delta L_{L}$.
Allowing a margin for variations in the LTC3729 and external component values yields:

$$
\mathrm{R}_{\text {SENSE }}=\left(50 \mathrm{mV} / /_{\text {MAX }}\right) \mathrm{N}
$$

where $\mathrm{N}=$ number of stages.

## APPLICATIONS INFORMATION

When using the controller in very low dropout conditions, the maximum output current level will be reduced due to internal slope compensation required to meet stability criterion for buck regulators operating at greater than 50\% duty factor. A curve is provided to estimate this reduction in peak output current level depending upon the operating duty factor.

## Operating Frequency

The LTC3729 uses a constant frequency, phase-lockable architecture with the frequency determined by an internal capacitor. This capacitor is charged by a fixed current plus an additional current which is proportional to the voltage applied to the PLLFLTR pin. Refer to Phase-Locked Loop and Frequency Synchronization in the Applications Information section for additional information.
A graph for the voltage applied to the PLLFLTR pin vs frequency is given in Figure 2. As the operating frequency is increased the gate charge losses will be higher, reducing efficiency (see Efficiency Considerations). The maximum switching frequency is approximately 550 kHz .


Figure 2. Operating Frequency vs VPLLFLTR

## Inductor Value Calculation and Output Ripple Current

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. So why would
anyone ever choose to operate at lower frequencies with larger components? The answer is efficiency. A higher frequency generally results in lower efficiency because of MOSFET gate charge and transition losses. In addition to this basic tradeoff, the effect of inductor value on ripple current and low current operation must also be considered. The PolyPhase approach reduces both input and output ripple currents while optimizing individual output stages to run at a lower fundamental frequency, enhancing efficiency.
The inductor value has a direct effect on ripple current. The inductor ripple current $\Delta l_{\mathrm{L}}$ per individual section, N , decreases with higher inductance or frequency and increases with higher $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$ :

$$
\Delta l_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{fL}}\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)
$$

where f is the individual output stage operating frequency.
In a PolyPhase converter, the net ripple current seen by the output capacitor is much smaller than the individual inductor ripple currents due to the ripple cancellation. The details on how to calculate the net output ripple current can be found in Application Note 77.
Figure 3 shows the net ripple current seen by the output capacitors forthe different phase configurations. The output ripple current is plotted for a fixed output voltage as the duty factor is varied between $10 \%$ and $90 \%$ on the $x$-axis. The output ripple current is normalized against the inductor ripple current at zero duty factor. The graph can be used in place of tedious calculations. As shown in Figure 3, the zero output ripple current is obtained when:

$$
\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{k}{N} \quad \text { where } k=1,2, \ldots, N-1
$$

So the number of phases used can be selected to minimize the output ripple current and therefore the output ripple voltage at the given input and output voltages. In applications having a highly varying input voltage, additional phases will produce the best results.

APPLICATIONS INFORMATION


Figure 3. Normalized Peak Output Current vs Duty Factor [l lims $\left.^{\sim} 0.3\left(\Delta I_{0(P-P)}\right)\right]$

Accepting larger values of $\Delta I_{L}$ allows the use of low inductances, but can result in higher output voltage ripple. A reasonable starting point for setting ripple current is $\Delta L_{L}=0.4$ (Iout)/N, where N is the number of channels and $I_{\text {out }}$ is the total load current. Remember, the maximum $\Delta l_{\llcorner }$occurs at the maximum input voltage. The individual inductor ripple currents are constant determined by the inductor, input and output voltages.

## Inductor Core Selection

Once the values for L1 and L2 are known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite, molypermalloy, or Kool $M \mu^{\oplus}$ cores. Actual core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.
Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor

[^1]ripple current and consequent output voltage ripple. Do not allow the core to saturate!
Molypermalloy (from Magnetics, Inc.) is a very good, Iow loss core material for toroids, but it is more expensive than ferrite. A reasonable compromise from the same manufacturer is Kool $M \mu$. Toroids are very space efficient, especially when you can use several layers of wire. Because they lack a bobbin, mounting is more difficult. However, designs for surface mount are available which do not increase the height significantly.

## Power MOSFET, D1 and D2 Selection

Two external power MOSFETs must be selected for each controller with the LTC3729: One N-channel MOSFET for the top (main) switch, and one N-channel MOSFET for the bottom (synchronous) switch.
The peak-to-peak drive levels are set by the INTV ${ }_{\text {cc }}$ voltage. This voltage is typically 5 V during start-up (see EXTV ${ }_{c c}$ Pin Connection). Consequently, logic-levelthreshold MOSFETs must be used in most applications. The only exception is if low input voltage is expected ( $\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$ ); then, sub-logic-level threshold MOSFETs $\left(\mathrm{V}_{\mathrm{GS}}(\mathrm{TH})<3 \mathrm{~V}\right)$ should be used. Pay close attention to the BV DSS specification for the MOSFETs as well; most of the logic-level MOSFETs are limited to 30 V or less.

Selection criteria for the power MOSFETs include the "ON" resistance $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, reverse transfer capacitance $\mathrm{C}_{\text {RSS }}$, input voltage, and maximum output current. When the LTC3729 is operating in continuous mode the duty factors for the top and bottom MOSFETs of each output stage are given by:

$$
\begin{aligned}
& \text { Main Switch Duty Cycle }=\frac{V_{\text {OUT }}}{V_{\text {IN }}} \\
& \text { Synchronous Switch Duty Cycle }=\left(\frac{V_{\text {IN }}-V_{\text {OUT }}}{V_{\text {IN }}}\right)
\end{aligned}
$$

The MOSFET power dissipations at maximum output current are given by:

APPLICATIONS InFORMATION

$$
\begin{aligned}
P_{\text {MAIN }}= & \frac{V_{\text {OUT }}}{V_{\text {IN }}}\left(\frac{I_{\text {MAX }}}{N}\right)^{2}(1+\delta) R_{\text {DS(ON })}+ \\
& k\left(V_{\text {IN }}\right)^{2}\left(\frac{I_{\text {MAX }}}{N}\right)\left(C_{\text {RSS }}\right)(f) \\
P_{\text {SYNC }}= & \frac{V_{\text {IN }}-V_{\text {OUT }}}{V_{\text {IN }}}\left(\frac{I_{\text {MAX }}}{N}\right)^{2}(1+\delta) R_{\text {DS(ON })}
\end{aligned}
$$

where $\delta$ is the temperature dependency of $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, k is a constant inversely related to the gate drive current and N is the number of stages.
Both MOSFETs have $I^{2} \mathrm{R}$ losses but the topside N -channel equation includes an additional term for transition losses, which peak at the highest input voltage. For $\mathrm{V}_{\mathrm{IN}}<20 \mathrm{~V}$ the high current efficiency generally improves with larger MOSFETs, while for $\mathrm{V}_{\text {IN }}>20 \mathrm{~V}$ the transition losses rapidly increase to the point that the use of a higher $R_{D S(O N)}$ device with lower $\mathrm{C}_{\text {RSS }}$ actual provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage when the top switch duty factor is low or during a short-circuit when the synchronous switch is on close to $100 \%$ of the period.

The term $(1+\delta)$ is generally given for a MOSFET in the form of a normalized $R_{D S(O N)}$ vs. Temperature curve, but $\delta=0.005 /{ }^{\circ} \mathrm{C}$ can be used as an approximation for low voltage MOSFETs. CRSS is usually specified in the MOSFET characteristics. The constant $\mathrm{k}=1.7$ can be used to estimate the contributions of the two terms in the main switch dissipation equation.

The Schottky diodes, D1 and D2 shown in Figure 1 conduct during the dead-time between the conduction ofthe two large power MOSFETs. This helps prevent the body diode of the bottom MOSFET from turning on, storing charge during the dead-time, and requiring a reverse recovery period which would reduce efficiency. A 1A to 3A (depending on output current) Schottky diode is generally a good compromise for both regions of operation due to the relatively small average current. Larger diodes result in additional transition losses due to their larger junction capacitance.

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUt }}$ Selection

In continuous mode, the source current of each top N-channel MOSFET is a square wave of duty cycle $V_{\text {OUT }} / V_{\text {In }}$. Alow ESR inputcapacitor sized for the maximum RMS current must be used. The details of a close form equation can be found in Application Note 77. Figure 4 shows the input capacitor ripple current for different phase configurations with the output voltage fixed and input voltage varied. The input ripple current is normalized against the DC output current. The graph can be used in place of tedious calculations. The minimum input ripple current can be achieved when the product of phase number and output voltage, $\mathrm{N}\left(\mathrm{V}_{\text {OUT }}\right)$, is approximately equal to the input voltage $\mathrm{V}_{\text {IN }}$ or:

$$
\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{k}{N} \quad \text { where } k=1,2, \ldots, N-1
$$

So the phase number can be chosen to minimize the input capacitor size for the given input and output voltages.
In the graph of Figure 4, the local maximum input RMS capacitor currents are reached when:

$$
\frac{V_{O U T}}{V_{I N}}=\frac{2 k-1}{2 N} \quad \text { where } \mathrm{k}=1,2, \ldots, \mathrm{~N}
$$



Figure 4. Normalized Input RMS Ripple Current vs Duty Factor for 1 to 6 Output Stages

These worst-case conditions are commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours of life.

## APPLICATIONS INFORMATION

This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. Always consult the capacitor manufacturer if there is any question.

The graph shows that the peak RMS input current is reduced linearly, inversely proportional to the number, N of stages used. It is important to note that the efficiency loss is proportional to the input RMS current squared and therefore a 2-stage implementation results in $75 \%$ less power loss when compared to a single phase design. Battery/input protection fuse resistance (if used), PC board trace and connector resistance losses are also reduced by the reduction of the input ripple current in a PolyPhase system. The required amount of input capacitance is further reduced by the factor, N , due to the effective increase in the frequency of the current pulses.

The selection of COUT is driven by the required effective series resistance (ESR). Typically once the ESR requirement has been met, the RMS current rating generally far exceeds the $I_{\text {RIPPLE(P-P) }}$ requirements. The steady state output ripple ( $\Delta \mathrm{V}_{\text {OUT }}$ ) is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }} \approx \Delta \mathrm{I}_{\mathrm{RIPPLE}}\left(\mathrm{ESR}+\frac{1}{8 \mathrm{NfC}_{\text {OUT }}}\right)
$$

Where $f=$ operating frequency of each stage, $N$ is the number of phases, Cout $=$ output capacitance, and $\Delta l_{\text {RIPPLE }}=$ combined inductor ripple currents.
The output ripple varies with input voltage since $\Delta_{\mathrm{L}}$ is a function of input voltage. The output ripple will be less than 50 mV at $\max \mathrm{V}_{\text {IN }}$ with $\Delta \mathrm{I}_{\mathrm{L}}=0.4 \mathrm{I}_{\text {OUT(MAX) }} / \mathrm{N}$ assuming:
Cout required ESR < 2N(RSENSE) and
$C_{\text {OUT }}>1 /(8 N f)\left(R_{\text {SENSE }}\right)$
The emergence of very low ESR capacitors in small, surface mount packages makes very physically small implementations possible. The ability to externally compensate the switching regulator loop using the $I_{\text {TH }}$ pin(OPTI-LOOP compensation) allows a much wider selection of output capacitor types. OPTI-LOOP compensation effectively removes constraints on output capacitor ESR. The impedance characteristics of each
capacitor type are significantly different than an ideal capacitor and therefore require accurate modeling or bench evaluation during design.
Manufacturers such as Nichicon, United Chemicon and Sanyo should be considered forhigh performance throughhole capacitors. The OS-CON semiconductor dielectric capacitor available from Sanyo and the Panasonic SP surface mount types have the lowest (ESR)(size) product of any aluminum electrolytic at a somewhat higher price. An additional ceramic capacitor in parallel with OS-CON type capacitors is recommended to reduce the inductance effects.

In surface mount applications, multiple capacitors may have to be paralleled to meet the ESR or RMS current handling requirements of the application. Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. New special polymer surface mount capacitors offer very low ESR also but have much lower capacitive density per unit volume. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. Several excellent choices are the AVXTPS,AVXTPSV or the KEMET T510 series of surface mount tantalums, available in case heights ranging from 2 mm to 4 mm . Other capacitor types include Sanyo OS-CON, Nichicon PL series and Sprague 595D series. Consult the manufacturer for other specific recommendations. A combination of capacitors will often result in maximizing performance and minimizing overall cost and size.

## INTV $_{\text {CC }}$ Regulator

An internal P-channel low dropout regulator produces 5 V at the $\mathrm{INTV}_{C C}$ pin from the $\mathrm{V}_{\text {IN }}$ supply pin. The INTV ${ }_{C C}$ regulator powers the drivers and internal circuitry of the LTC3729. The INTV $C$ C pin regulator can supply up to 50 mA peak and must be bypassed to power ground with a minimum of $4.7 \mu \mathrm{~F}$ tantalum or electrolytic capacitor. An additional $1 \mu$ Fceramic capacitor placed very close to the IC is recommended due to the extremely high instantaneous currents required by the MOSFET gate drivers.
High input voltage applications in which large MOSFETs are being driven at high frequencies may cause the

## APPLICATIONS InFORMATION

maximum junction temperature rating for the LTC3729 to be exceeded. The supply current is dominated by the gate charge supply current, in addition to the current drawn from the differential amplifier output. The gate charge is dependent on operating frequency as discussed in the Efficiency Considerations section. The supply current can either be supplied by the internal 5 V regulator or via the EXTV ${ }_{\text {CC }}$ pin. When the voltage applied to the EXTV ${ }_{\text {CC }}$ pin is less than 4.7 V , all of the INTV ${ }_{\text {CC }}$ load current is supplied by the internal 5 V linear regulator. Power dissipation for the IC is higher in this case by $\left(I_{I N}\right)\left(V_{\text {IN }}-I N T V_{C C}\right)$ and efficiency is lowered. The junction temperature can be estimated by using the equations given in Note 1 of the Electrical Characteristics. For example, the LTC3729 VIN current is limited to less than 24 mA from a 24 V supply:

$$
\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}+(24 \mathrm{~mA})(24 \mathrm{~V})\left(95^{\circ} \mathrm{C} / \mathrm{W}\right)=125^{\circ} \mathrm{C}
$$

Use of the EXTV $C$ cc pin reduces the junction temperature to:

$$
\mathrm{T}_{J}=70^{\circ} \mathrm{C}+(24 \mathrm{~mA})(5 \mathrm{~V})\left(95^{\circ} \mathrm{C} / \mathrm{W}\right)=81.4^{\circ} \mathrm{C}
$$

The input supply current should be measured while the controller is operating in continuous mode at maximum $\mathrm{V}_{\mathrm{IN}}$ and the power dissipation calculated in order to prevent the maximum junction temperature from being exceeded.

## EXTV ${ }_{\text {CC }}$ Connection

The LTC3729 contains an internal P-channel MOSFET switch connected between the EXTV ${ }_{\text {CC }}$ and INTV ${ }_{\text {CC }}$ pins. When the voltage applied to EXTV ${ }_{\text {CC }}$ rises above 4.7V, the internal regulator is turned off and the switch closes, connecting the EXTV ${ }_{\text {CC }}$ pin to the INTV ${ }_{\text {CC }}$ pin thereby supplying internal and MOSFET gate driving power. The switch remains closed as long as the voltage applied to EXTV ${ }_{c C}$ remains above 4.5 V . This allows the MOSFET driver and control power to be derived from the output during normal operation ( $4.7 \mathrm{~V}<\mathrm{V}_{\text {EXTVCC }}<7 \mathrm{~V}$ ) and from the internal regulator when the output is out of regulation (start-up, short-circuit). Do not apply greater than 7 V to the EXTV ${ }_{\text {CC }}$ pin and ensure that EXTV ${ }_{\text {CC }}<\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ when using the application circuits shown. If an external voltage source is applied to the EXTV ${ }_{C C}$ pin when the $V_{I N}$ supply is not present, a diode can be placed in series
with the LTC3729's $\mathrm{V}_{\text {IN }}$ pin and a Schottky diode between the EXTV ${ }_{C C}$ and the $V_{I N}$ pin, to prevent current from backfeeding $\mathrm{V}_{\mathrm{IN}}$.
Significant efficiency gains can be realized by powering INTV ${ }_{\text {cc }}$ from the output, since the $\mathrm{V}_{\text {IN }}$ current resulting from the driver and control currents will be scaled by the ratio: (Duty Factor)/(Efficiency). For 5V regulators this means connecting the EXTV ${ }_{\text {cc }}$ pin directly to $\mathrm{V}_{\text {out }}$. However, for 3.3 V and other lower voltage regulators, additional circuitry is required to derive INTV ${ }_{\text {cc }}$ power from the output.
The following list summarizes the four possible connections for EXTV ${ }^{\text {cc: }}$

1. EXTV ${ }_{\text {cc }}$ left open (or grounded). This will cause INTV ${ }_{C C}$ to be powered from the internal 5 V regulator resulting in a significant efficiency penalty at high input voltages.
2. EXTV ${ }_{\text {cc }}$ connected directly to $\mathrm{V}_{\text {Out }}$. This is the normal connection for a 5 V regulator and provides the highest efficiency.
3. EXTV ${ }_{\text {CC }}$ connected to an external supply. If an external supply is available in the 5 V to 7 V range, it may be used to power EXTV cc providing it is compatible with the MOSFET gate drive requirements. $V_{\text {IN }}$ must be greater than or equal to the voltage applied to the EXTV CC pin.
4. EXTV ${ }_{\text {CC }}$ connected to an output-derived boost network. For 3.3 V and other low voltage regulators, efficiency gains can still be realized by connecting EXTV ${ }_{\text {cc }}$ to an outputderived voltage which has been boosted to greater than 4.7V but less than 7 V . This can be done with either the inductive boost winding as shown in Figure 5a or the capacitive charge pump shown in Figure 5b. The charge pump has the advantage of simple magnetics.

## Topside MOSFET Driver Supply (CB,DB) (Refer to Functional Diagram)

External bootstrap capacitors $\mathrm{C}_{\mathrm{B} 1}$ and $\mathrm{C}_{\mathrm{B} 2}$ connected to the BOOST1 and BOOST2 pins supply the gate drive voltages for the topside MOSFETs. Capacitor $\mathrm{C}_{\mathrm{B}}$ in the Functional Diagram is charged though diode $D_{B}$ from INTV ${ }_{C C}$ when the SW pin is low. When the topside MOSFET turns on, the driver places the $\mathrm{C}_{\mathrm{B}}$ voltage across the

## APPLICATIONS InFORMATION



Figure 5a. Secondary Output Loop and EXTV ${ }_{\text {CC }}$ Connection
gate-source of the desired MOSFET. This enhances the MOSFET and turns on the topside switch. The switch node voltage, SW, rises to $\mathrm{V}_{\text {IN }}$ and the BOOST pin rises to $\mathrm{V}_{\text {IN }}+$ $V_{\text {Intvcc. }}$. The value of the boost capacitor $C_{B}$ needs to be 30 to 100 times that of the total input capacitance of the topside MOSFET(s). The reverse breakdown of $D_{B}$ must be greater than $\mathrm{V}_{\operatorname{IN}(\operatorname{MAX})}$.
The final arbiter when defining the best gate drive amplitude level will be the input supply current. If a change is made that decreases input current, the efficiency has improved. If the input current does not change then the efficiency has not changed either.

## Differential Amplifier/Output Voltage

The LTC3729 has a true remote voltage sense capablity. The sensing connections should be returned from the load backto the differentialamplifier's inputs through a common, tightly coupled pair of PC traces. The differential amplifier rejects common mode signals capacitively or inductively radiated into the feedback PC traces as well as ground Ioop disturbances. The differential amplifier output signal is divided down and compared with the internal precision 0.8 V voltage reference by the error amplifier.

The differential amplifier utilizes a set of internal precision resistors to enable precision instrumentation-type measurement of the output voltage. The output is an NPN emitter follower without any internal pull-down current. A DC resistive load to ground is required in order to sink


Figure 5b. Capacitive Charge Pump for EXTV ${ }_{\text {cc }}$
current. The output voltage is set by an external resistive divider according to the following formula:

$$
V_{\text {OUT }}=0.8 \mathrm{~V}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

where R1 and R2 are defined in the Functional Diagram.

## Soft-Start/Run Function

The RUN/SS pin provides three functions: 1) Run/Shutdown, 2) soft-startand 3) a defeatable short-circuitlatchoff timer. Soft-start reduces the input power sources' surge currents by gradually increasing the controller's current limit $I_{T H(M A X)}$. The latchoff timer prevents very short, extreme load transients from tripping the overcurrent latch. A small pull-up current ( $>5 \mu \mathrm{~A}$ ) supplied to the RUN/SS pin will prevent the overcurrent latch from operating. The following explanation describes how the functions operate.

An internal $1.2 \mu \mathrm{~A}$ current source charges up the $\mathrm{C}_{S S}$ capacitor. When the voltage on RUN/SS reaches 1.5 V , the controller is permitted to start operating. As the voltage on RUN/SS increases from 1.5 V to 3.0 V , the internal current limit is increased from $25 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$ to $75 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$. The output current limit ramps up slowly, taking an additional $1.4 \mu \mathrm{~s} / \mu \mathrm{F}$ to reach full current. The output current thus ramps up slowly, reducing the starting surge current required from the input power supply. If RUN/SS has been

## APPLICATIONS InFORMATION

pulled all the way to ground there is a delay before starting of approximately:

$$
t_{D E L A Y}=\frac{1.5 \mathrm{~V}}{1.2 \mu \mathrm{~A}} \mathrm{C}_{S S}=(1.25 \mathrm{~s} / \mu \mathrm{F}) \mathrm{C}_{\mathrm{SS}}
$$

The time for the output current to ramp up is then:

$$
\mathrm{t}_{\text {RAMP }}=\frac{3 \mathrm{~V}-1.5 \mathrm{~V}}{1.2 \mu \mathrm{~A}} \mathrm{C}_{\mathrm{SS}}=(1.25 \mathrm{~s} / \mu \mathrm{F}) \mathrm{C}_{\mathrm{SS}}
$$

By pulling the RUN/SS pin below 0.8 V the LTC3729 is put into low current shutdown ( $\mathrm{I}_{\mathrm{Q}}<40 \mu \mathrm{~A}$ ). RUN/SS can be driven directly from logic as shown in Figure 6. Diode D1 in Figure 6 reduces the start delay but allows $\mathrm{C}_{\mathrm{SS}}$ to ramp up slowly providing the soft-start function. The RUN/SS pin has an internal 6V zener clamp (see Functional Diagram).

## Fault Conditions: Overcurrent Latchoff

The RUN/SS pin also provides the ability to latch off the controllers when an overcurrent condition is detected. The RUN/SS capacitor, $\mathrm{C}_{\text {SS }}$, is used initially to limit the inrush current of both controllers. After the controllers have been started and been given adequate time to charge up the output capacitors and provide full load current, the RUN/SS capacitor is used for a short-circuit timer. If the output voltage falls to less than $70 \%$ of its nominal value after $\mathrm{C}_{S S}$ reaches 4.1V, $\mathrm{C}_{S S}$ begins discharging on the assumption that the output is in an overcurrent condition. If the condition lasts for a long enough period as determined by the size of $\mathrm{C}_{\text {ss }}$, the controller will be shut down until the RUN/SS pin voltage is recycled. If the overload occurs during start-up, the time can be approximated by:

$$
t_{L 01} \approx\left(C_{S S} \cdot 0.6 \mathrm{~V}\right) /(1.2 \mu \mathrm{~A})=5 \cdot 10^{5}\left(\mathrm{C}_{S S}\right)
$$

If the overload occurs after start-up, the voltage on $\mathrm{C}_{S S}$ will continue charging and will provide additional time before latching off:

$$
t_{\mathrm{L} 02} \approx\left(\mathrm{C}_{S S} \cdot 3 \mathrm{~V}\right) /(1.2 \mu \mathrm{~A})=2.5 \cdot 10^{6}\left(\mathrm{C}_{S S}\right)
$$

This built-in overcurrent latchoff can be overridden by providing a pull-up resistor, R ${ }_{S S}$, to the RUN/SS pin as shown in Figure 6. This resistance shortens the softstart period and prevents the discharge of the RUN/SS capacitor during a severe overcurrent and/or short-circuit

*OPTIONAL TO DEFEAT OVERCURRENT LATCHOFF


Figure 6. RUN/SS Pin Interfacing
condition. When deriving the $5 \mu \mathrm{~A}$ current from $\mathrm{V}_{\mathrm{IN}}$ as in the figure, current latchoff is always defeated. Diodeconnecting this pull-up resistor to INTV $_{\text {CC }}$, as in Figure 6, eliminates any extra supply current during shutdown while eliminating the INTV CC loading from preventing controller start-up.
Why should you defeat current latchoff? During the prototyping stage of a design, there may be a problem with noise pickup or poor layout causing the protection circuit to latch off the controller. Defeating this feature allows troubleshooting of the circuit and PC layout. The internal short-circuit and foldback current limiting still remains active, thereby protecting the power supply system from failure. A decision can be made after the design is complete whether to rely solely on foldback current limiting or to enable the latchoff feature by removing the pull-up resistor.

The value of the soft-start capacitor $\mathrm{C}_{S S}$ may need to be scaled with output voltage, output capacitance and load current characteristics. The minimum soft-start capacitance is given by:

$$
C_{S S}>\left(C_{\text {OUT }}\right)\left(V_{\text {OUT }}\right)\left(10^{-4}\right)\left(R_{\text {SENSE }}\right)
$$

The minimum recommended soft-start capacitor of $\mathrm{C}_{S S}=$ $0.1 \mu \mathrm{~F}$ will be sufficient for most applications.

## Phase-Locked Loop and Frequency Synchronization

The LTC3729 has a phase-locked loop comprised of an internal voltage controlled oscillator and phase detector. This allows the top MOSFET turn-on to be locked to the rising edge of an external source. The frequency range of the voltage controlled oscillator is $\pm 50 \%$ around the center frequency $f_{0}$. A voltage applied to the PLLFLTR pin of 1.2 V corresponds to a frequency of approximately

## APPLICATIONS INFORMATION

400 kHz . The nominal operating frequency range of the LTC3729 is 250 kHz to 550 kHz .

The phase detector used is an edge sensitive digital type which provides zero degrees phase shift between the external and internal oscillators. This type of phase detector will not lock up on input frequencies close to the harmonics of the VCO center frequency. The PLL hold-in range, $\Delta \mathrm{f}_{\mathrm{H}}$, is equal to the capture range, $\Delta \mathrm{f}_{\mathrm{C}}$ :

$$
\Delta f_{H}=\Delta f_{C}= \pm 0.5 f_{0}(250 \mathrm{kHz}-550 \mathrm{kHz})
$$

The output of the phase detector is a complementary pair of current sources charging or discharging the external filter network on the PLLFLTR pin. A simplified block diagram is shown in Figure 7.


Figure 7. Phase-Locked Loop Block Diagram
If the external frequency ( $\mathrm{f}_{\mathrm{PLLIN}}$ ) is greater than the oscillator frequency $\mathrm{f}_{\mathrm{OS}}$, current is sourced continuously, pulling up the PLLFLTR pin. When the external frequency is less than $\mathrm{f}_{0 S \mathrm{C}}$, current is sunk continuously, pulling down the PLLFLTR pin. If the external and internal frequencies are the same but exhibit a phase difference, the current sources turn on for an amount of time corresponding to the phase difference. Thus the voltage on the PLLFLTR pin is adjusted until the phase and frequency of the external and internal oscillators are identical. At this stable operating point the phase comparator output is open and the filter capacitor $C_{L P}$ holds the voltage. The LTC3729 PLLIN pin must be driven from a low impedance source such as a logic gate located close to the pin. When using multiple LTC3729's for a phase-locked system, the PLLFLTR pin of the master oscillator should be biased at
a voltage that will guarantee the slave oscillator(s) ability to lock onto the master's frequency. A DC voltage of 0.7 V to 1.7 V applied to the master oscillator's PLLFLTR pin is recommended in order to meet this requirement. The resultant operating frequency will be approximately 500 kHz .

The loop filter components ( $C_{L P}, R_{L P}$ ) smooth out the current pulses from the phase detector and provide a stable input to the voltage controlled oscillator. The filter components $C_{L P}$ and $R_{L P}$ determine how fast the loop acquires lock. Typically $R_{L P}=10 \mathrm{k}$ and $\mathrm{C}_{\mathrm{LP}}$ is $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$.

## Minimum On-Time Considerations

Minimum on-time $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ is the smallest time duration that the LTC3729 is capable of turning on the top MOSFET. It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that:

$$
\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}<\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN }}(\mathrm{f})}
$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the LTC3729 will begin to skip cycles resulting in nonconstant frequency operation. The output voltage will continue to be regulated, but the ripple current and ripple voltage will increase.
The minimum on-time for the LTC3729 is approximately 100ns. However, as the peak sense voltage decreases the minimum on-time gradually increases. This is of particular concern in forced continuous applications with low ripple current at light loads. If the duty cycle drops below the minimum on-time limit in this situation, a significant amount of cycle skipping can occur with correspondingly larger current and voltage ripple.
If an application can operate close to the minimum on-time limit, an inductor must be chosen that has a low enough inductance to provide sufficient ripple amplitude to meet the minimum on-time requirement. As a general rule, keep the inductor ripple current of each phase equal to or greater than $15 \%$ of $I_{\text {OUT(MAX) }} / N$ at $V_{I N(M A X)}$.

## APPLICATIONS INFORMATION

## Voltage Positioning

Voltage positioning can be used to minimize peak-to-peak output voltage excursions under worst-case transient loading conditions. The open-loop DC gain of the control loop is reduced depending upon the maximum load step specifications. Voltage positioning can easily be added to the LTC3729 by loading the $\mathrm{I}_{\text {TH }}$ pin with a resistive divider having a Thevenin equivalent voltage source equal to the midpoint operating voltage range of the error amplifier, or 1.2V (see Figure 8).


Figure 8. Active Voltage Positioning Applied to the LTC3729

The resistive load reduces the DC loop gain while maintaining the linear control range of the error amplifier. The maximum output voltage deviation can theoretically be reduced to half or alternatively the amount of output capacitance can be reduced for a particular application. A complete explanation is included in Design Solutions 10. (See www.linear-tech.com)

## Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

$$
\% \text { Efficiency }=100 \%-(L 1+L 2+L 3+\ldots)
$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC3729 circuits: 1) LTC3729 VIN current (including loading on the differential amplifier output),
2) INTV ${ }_{\text {CC }}$ regulator current, 3) $I^{2} R$ losses and 4) Topside MOSFET transition losses.

1) The $\mathrm{V}_{\text {IN }}$ current has two components: the first is the DC supply current given in the Electrical Characteristics table, which excludes MOSFET driver and control currents; the second is the current drawn from the differential amplifier output. $\mathrm{V}_{\mathrm{IN}}$ current typically results in a small (<0.1\%) loss.
2) INTV $_{\text {CC }}$ current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves from INTV ${ }_{c C}$ to ground. The resulting $\mathrm{dQ} / \mathrm{dt}$ is a current out of INTV CC that is typically much larger than the control circuit current. In continuous mode, $I_{G A T E C H G}=\left(Q_{T}+Q_{B}\right)$, where $Q_{T}$ and $Q_{B}$ are the gate charges of the topside and bottom side MOSFETs.

Supplying INTV ${ }_{C C}$ power through the EXTV $_{C C}$ switch input from an output-derived source will scale the $\mathrm{V}_{\text {IN }}$ current required for the driver and control circuits by the ratio (Duty Factor)/(Efficiency). For example, ina20V to 5V application, 10 mA of INTV CC current results in approximately 3 mA of $V_{\text {IN }}$ current. This reduces the mid-current loss from 10\% or more (if the driver was powered directly from $\mathrm{V}_{\text {IN }}$ ) to only a few percent.
3) $I^{2} R$ losses are predicted from the DC resistances of the fuse (if used), MOSFET, inductor, current sense resistor, and input and output capacitor ESR. In continuous mode the average output current flows through $L$ and RSENSE, but is "chopped" between the topside MOSFET and the synchronous MOSFET. If the two MOSFETs have approximately the same $R_{D S(O N)}$, then the resistance of one MOSFET can simply be summed with the resistances of $L$, RSENSE and ESR to obtain $I^{2} R$ losses. For example, if each $R_{D S(O N)}=10 \mathrm{~m} \Omega, R_{L}=10 \mathrm{~m} \Omega$, and $R_{S E N S E}=5 \mathrm{~m} \Omega$, then the total resistance is $25 \mathrm{~m} \Omega$. This results in losses ranging from $2 \%$ to $8 \%$ as the output current increases from 3A to 15A per output stage for a 5 V output, or a $3 \%$ to $12 \%$ loss per output stage for a 3.3 V output. Efficiency varies as the inverse square of $\mathrm{V}_{\text {Out }}$ for the same external components and output power level. The combined effects

## APPLICATIONS INFORMATION

of increasingly lower output voltages and higher currents required by high performance digital systems is not doubling but quadrupling the importance of loss terms in the switching regulator system!
4) Transition losses apply only to the topside MOSFET(s), and only when operating at high input voltages (typically 20 V or greater). Transition losses can be estimated from:
Transition Loss $=(1.7) \mathrm{V}_{\text {IN }}{ }^{2} \mathrm{I}_{0 \text { (MAX) }} \mathrm{C}_{\text {RSS }} f$
Other "hidden" Iosses such as copper trace and internal battery resistances can account for an additional 5\% to $10 \%$ efficiency degradation in portable systems. It is very important to include these "system" level losses in the design of a system. The internal battery and input fuse resistance losses can be minimized by making sure that $\mathrm{C}_{\text {IN }}$ has adequate charge storage and a very low ESR at the switching frequency. A 50W supply will typically require a minimum of $200 \mu \mathrm{~F}$ to $300 \mu \mathrm{~F}$ of capacitance having a maximum of $10 \mathrm{~m} \Omega$ to $20 \mathrm{~m} \Omega$ of ESR. The LTC3729 PolyPhase architecture typically halves to quarters this input capacitance requirement over competing solutions. Other losses including Schottky conduction losses during dead-time and inductor core losses generally account for less than 2\% total additional loss.

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs, Vout shifts by an amount equal to $\Delta_{\mathrm{LOAD}(\mathrm{ESR})}$, where ESR is the effective series resistance of $\mathrm{C}_{\text {OUT }}\left(\Delta \mathrm{I}_{\text {LOAD }}\right)$ also begins to charge or discharge $\mathrm{C}_{0 U T}$ generating the feedback error signal that forces the regulator to adapt to the current change and return $\mathrm{V}_{\text {OUT }}$ to its steady-state value. During this recovery time Vout can be monitored for excessive overshoot or ringing, which would indicate a stability problem. The availability of the $I_{T H}$ pin not only allows optimization of control Ioop behavior but also provides a DC coupled and AC filtered closed loop response test point. The DC step, rise time, and settling at this test point truly reflects the closed loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be
estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin. The I $\mathrm{I}_{\text {TH }}$ external components shown in the Figure 1 circuit will provide an adequate starting point for most applications.

The $I_{T H}$ series $R_{C}-C_{C}$ filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.2 to 5 times their suggested values) to maximize transient response once the final PC layout is done and the particular output capacitor type and value have been determined. The outputcapacitors need to be decided upon because the various types and values determine the loop feedback factor gain and phase. An output current pulse of $20 \%$ to $80 \%$ of full-load current having a rise time of $<2 \mu s$ will produce output voltage and $I_{T H}$ pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop. The initial output voltage step resulting from the step change in output current may not be within the bandwidth of the feedback loop, so this signal cannot be used to determine phase margin. This is why it is better to look at the Ith pin signal which is in the feedback loop and is the filtered and compensated control loop response. The gain of the loop will be increased by increasing $R_{C}$ and the bandwidth of the loop will be increased by decreasing $C_{C}$. If $R_{C}$ is increased by the same factor that $\mathrm{C}_{\mathrm{C}}$ is decreased, the zero frequency will be kept the same, thereby keeping the phase shift the same in the most critical frequency range of the feedback loop. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance.

A second, more severe transient is caused by switching in loads with large ( $>1 \mu \mathrm{~F}$ ) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with $\mathrm{C}_{\text {OUT }}$, causing a rapid drop in $\mathrm{V}_{\text {OUt }}$. No regulator can alter its delivery of current quickly enough to prevent this sudden step change in output voltage if the load switch resistance is low and it is driven quickly. If the ratio of $C_{\text {LOAD }}$ to $C_{\text {OUT }}$ is greater than $1: 50$, the switch rise time should be controlled so that the load rise time is limited to approximately $25 \cdot C_{\text {LOAD }}$. Thus a $10 \mu \mathrm{~F}$ capacitor would require a $250 \mu \mathrm{~s}$ rise time, limiting the charging current to about 200 mA .

## APPLICATIONS INFORMATION

Design Example (Using Two Phases)
As a design example, assume $\mathrm{V}_{\mathbb{I N}}=5 \mathrm{~V}$ (nominal), $\mathrm{V}_{I N}=5.5 \mathrm{~V}$ (max), $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{MAX}}=20 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ and $\mathrm{f}=300 \mathrm{kHz}$.

The inductance value is chosen first based on a 30\% ripple current assumption. The highest value of ripple current occurs at the maximum input voltage. Tie the PLLFLTR pin to a resistive divider using the INTV ${ }_{C C}$ pin to generate 1 V for 300 kHz operation. The minimum inductance for $30 \%$ ripple current is:

$$
\begin{aligned}
\mathrm{L} & \geq \frac{V_{\text {OUT }}}{f(\Delta l)}\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right) \\
& \geq \frac{1.8 \mathrm{~V}}{(300 \mathrm{kHz})(30 \%)(10 \mathrm{~A})}\left(1-\frac{1.8 \mathrm{~V}}{5.5 \mathrm{~V}}\right) \\
& \geq 1.35 \mathrm{H}
\end{aligned}
$$

A $2 \mu \mathrm{H}$ inductor will produce $20 \%$ ripple current. The peak inductor current will be the maximum DC value plus one half the ripple current, or 11.5 A . The minimum on-time occurs at maximum $\mathrm{V}_{\text {IN }}$ :

$$
\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} f}=\frac{1.8 \mathrm{~V}}{(5.5 \mathrm{~V})(300 \mathrm{kHz})}=1.1 \mathrm{us}
$$

The RSENSE resistors value can be calculated by using the maximum current sense voltage specification with some accomodation for tolerances:

$$
\mathrm{R}_{\text {SENSE }}=\frac{50 \mathrm{mV}}{11.5 \mathrm{~A}} \approx 0.005 \Omega
$$

Choosing 1\% resistors: $\mathrm{R} 1=16.5 \mathrm{k}$ and $\mathrm{R} 2=13.2 \mathrm{k}$ yields an output voltage of 1.80 V .

The power dissipation on the topside MOSFET can be easily estimated. Using a Siliconix Si4420DY for example; $R_{D S(O N)}=0.013 \Omega, C_{R S S}=300 p F$. At maximum input voltage with $\mathrm{T}_{\mathrm{j}}$ (estimated) $=110^{\circ} \mathrm{C}$ at an elevated ambient temperature:

$$
\begin{aligned}
\mathrm{P}_{\text {MAIN }}= & \frac{1.8 \mathrm{~V}}{5.5 \mathrm{~V}}(10)^{2}\left[1+(0.005)\left(110^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right] \\
& 0.013 \Omega+1.7(5.5 \mathrm{~V})^{2}(10 \mathrm{~A})(300 \mathrm{pF}) \\
& (310 \mathrm{kHz})=0.61 \mathrm{~W}
\end{aligned}
$$

The worst-case power disipated by the synchronous MOSFET under normal operating conditions at elevated ambient temperature and estimated $50^{\circ} \mathrm{C}$ junction temperature rise is:

$$
\begin{aligned}
\mathrm{P}_{\text {SYNC }} & =\frac{5.5 \mathrm{~V}-1.8 \mathrm{~V}}{5.5 \mathrm{~V}}(10 \mathrm{~A})^{2}(1.48)(0.013 \Omega) \\
& =1.29 \mathrm{~W}
\end{aligned}
$$

A short-circuit to ground will result in a folded back current of:

$$
\mathrm{I}_{\mathrm{SC}}=\frac{25 \mathrm{mV}}{0.005 \Omega}+\frac{1}{2}\left[\frac{200 \mathrm{~ns}(5.5 \mathrm{~V})}{2 \mu \mathrm{H}}\right]=5.28 \mathrm{~A}
$$

The worst-case power disipated by the synchronous MOSFET under short-circuit conditions at elevated ambient temperature and estimated $50^{\circ} \mathrm{C}$ junction temperature rise is:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{SYNC}} & =\frac{5.5 \mathrm{~V}-1.8 \mathrm{~V}}{5.5 \mathrm{~V}}(5.28 \mathrm{~A})^{2}(1.48)(0.013 \Omega) \\
& =360 \mathrm{~mW}
\end{aligned}
$$

## APPLICATIONS INFORMATION

which is much less than normal, full-load conditions. Incidentally, since the load no longer dissipates power in the shorted condition, total system power dissipation is decreased by over 99\%.

The duty cycles when the peak RMS input current occurs is at $D=0.25$ and $D=0.75$ according to Figure 4. Calculate the worst-case required RMS input current rating at the input voltage, which is 5.5 V , that provides a duty cycle nearest to the peak.

From Figure $4, \mathrm{C}_{\mathrm{IN}}$ will require an RMS current rating of:

$$
\begin{aligned}
\mathrm{C}_{\mathrm{IN}} \text { required } \mathrm{I}_{\mathrm{RMS}} & =(20 \mathrm{~A})(0.23) \\
& =4.6 \mathrm{~A}_{\mathrm{RMS}}
\end{aligned}
$$

The output capacitor ripple current is calculated by using the inductor ripple already calculated for each inductor and multiplying by the factor obtained from Figure 3 along with the calculated duty factor. The output ripple in continuous mode will be highest at the maximum input voltage. From Figure 3, the maximum output current ripple is:

$$
\begin{aligned}
& \Delta I_{\text {COUT }}=\frac{V_{\text {OUT }}}{f L}(0.34) \\
& \Delta I_{\text {COUTMAX }}=\frac{1.8(0.34)}{(300 \mathrm{kHz})(2 \mu \mathrm{H})}=1 \mathrm{~A}
\end{aligned}
$$

Note that the PolyPhase technique will have its maximum benefitfor input and output ripple currents when the number of phases times the output voltage is approximately equal to or greater than the input voltage.

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3729. These items are also illustrated graphically in the layout diagram of Figure 11. Check the following in your layout:

1) Are the signal and power grounds segregated? The LTC3729 signal ground pin should return to the (-) plate of Cout separately. The power ground returns to the sources of the bottom N-channel MOSFETs, anodes of the Schottky diodes, and (-) plates of $\mathrm{C}_{\mathrm{N}}$, which should have as short lead lengths as possible.
2) Does the LTC3729 $\mathrm{V}_{0 \text { S }}{ }^{+}$pin connect to the (+) plate(s) of $\mathrm{C}_{\text {OUT }}$ ? Does the LTC3729 $\mathrm{V}_{0 \text { S }}{ }^{-}$pin connect to the (-) plate(s) of $\mathrm{C}_{0 \mathrm{ut}}$ ? The resistive divider R1, R2 must be connected between the $\mathrm{V}_{\text {DIFFOUT }}$ and signal ground and any feedforward capacitor across R1 should be as close as possible to the LTC3729.
3) Are the SENSE ${ }^{-}$and SENSE $^{+}$leads routed together with minimum PC trace spacing? The filter capacitors between SENSE ${ }^{+}$and SENSE ${ }^{-}$pin pairs should be as close as possible to the LTC3729. Ensure accurate current sensing with Kelvin connections to the sense resistors.
4) Dothe ( + ) plates of $\mathrm{C}_{\text {IN }}$ connect to the drains of the topside MOSFETs as closely as possible? This capacitor provides the AC current to the MOSFETs. Keep the input current path formed by the input capacitor, top and bottom MOSFETs, and the Schottky diode on the same side of the PC board in a tight loop to minimize conducted and radiated EMI.
5) Is the $\mathrm{INTV}_{C C} 1 \mu \mathrm{~F}$ ceramic decoupling capacitor connected closely between INTV ${ }_{\text {CC }}$ and the power ground pin? This capacitor carries the MOSFET driver peak currents. A small value is used to allow placement immediately adjacent to the IC.
6) Keep the switching nodes, SW1 (SW2), away from sensitive small-signal nodes. Ideally the switch nodes should be placed at the furthest point from the LTC3729.
7) Use a low impedance source such as a logic gate to drive the PLLIN pin and keep the lead as short as possible.
8) Minimize the capacitive load on the CLKOUT pin to minimize excess phase shift. Buffer if necessary with an NPN emitter follower.

## APPLICATIONS INFORMATION

The diagram in Figure 9 illustrates all branch currents in a 2-phase switching regulator. It becomes very clear after studying the current waveforms why it is critical to keep the high-switching-current paths to a small physical size. High electric and magnetic fields will radiate from these "loops" just as radio stations transmit signals. The output capacitor ground should return to the negative terminal of the input capacitor and not share a common ground path with any switched current paths. The left half of the circuit gives rise to the "noise" generated by a switching regulator. The ground terminations of the sychronous MOSFETs and Schottky diodes should return to the bottom plate(s) of the
input capacitor(s) with a short isolated PC trace since very high switched currents are present. A separate isolated path from the bottom plate(s) of the input capacitor(s) should be used to tie in the IC power ground pin (PGND) and the signal ground pin (SGND). This technique keeps inherent signals generated by high current pulses from taking alternate current paths that have finite impedances during the total period of the switching regulator. External OPTI-LOOP compensation allows overcompensation for PC layouts which are not optimized but this is not the recommended design procedure.


Figure 9. Instantaneous Current Path Flow in a Multiple Phase Switching Regulator

## APPLICATIONS INFORMATION

## Simplified Visual Explanation of How a 2-Phase Controller Reduces Both Input and Output RMS Ripple Current

Amultiphase power supply significantly reduces the amount of ripple current in both the input and output capacitors. The RMS input ripple current is divided by, and the effective ripple frequency is multiplied up by the number of phases used (assuming that the input voltage is greater than the number of phases used times the output voltage). The output ripple amplitude is also reduced by, and the effective ripple frequency is increased by the number of phases used. Figure 10 graphically illustrates the principle.


Figure 10. Single and PolyPhase Current Waveforms
The worst-case RMS ripple current for a single stage design peaks at twice the value of the output voltage . The worstcase RMS ripple current for a two stage design results in peaks at $1 / 4$ and $3 / 4$ of input voltage. When the RMS current is calculated, higher effective duty factor results and the peak current levels are divided as long as the currents in each stage are balanced. Refer to Application Note 19 for a detailed description of how to calculate RMS current for the single stage switching regulator. Figures 3 and 4 help to
illustrate how the input and output currents are reduced by using an additional phase. The input current peaks drop in half and the frequency is doubled for a 2-phase converter. The input capacity requirement is reduced theoretically by a factor of four! A ceramic input capacitor with its unbeatably low ESR characteristic can be used.
Figure 4 illustrates the RMS input current drawn from the input capacitance versus the duty cycle as determined by the ratio of input and output voltage. The peak input RMS current level of the single phase system is reduced by $50 \%$ in a 2-phase solution due to the current splitting between the two stages.

An interesting result of the multi-phase solution is that the $\mathrm{V}_{\text {IN }}$ which produces worst-case ripple current for the input capacitor, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathbb{I}} / 2$, in the single phase design produces zero input current ripple in the 2-phase design.

The output ripple current is reduced significantly when compared to the single phase solution using the same inductance value because the $V_{0 U T} / L$ discharge current term from the stage(s) that has its bottom MOSFET on subtracts current from the $\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right) /$ charging current resulting from the stage which has its top MOSFET on. The output ripple current is:

$$
\mathrm{I}_{\text {RIPPLE }}=\frac{2 \mathrm{~V}_{\text {OUT }}}{\mathrm{fL}}\left[\frac{|1-2 \mathrm{D}|(1-\mathrm{D})}{|1-2 \mathrm{D}|+1}\right]
$$

where $D$ is duty factor.
The input and output ripple frequency is increased by the number of stages used, reducing the output capacity requirements. When $\mathrm{V}_{\text {IN }}$ is approximately equal to $\mathrm{NV}_{\text {OUT }}$ as illustrated in Figures 3 and 4, very low input and output ripple currents result.
Again, the interesting result of 2-phase operation results in no output ripple at $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{IN}} / 2$. The addition of more phases by phase locking additional controllers always results in no net input or output ripple at $\mathrm{V}_{\text {OUT }} / V_{\text {IN }}$ ratios equal to the number of stages implemented. Designing a system with a multiple of stages close to the $\mathrm{V}_{\text {OUT }} / V_{\text {IN }}$ ratio will significantly reduce the ripple voltage at the input and outputs and thereby improve efficiency, physical size, and heat generation of the overall switching power supply.

## TYPICAL APPLICATIONS



Figure 11. High Current 3.3V/90A 6-Phase Application

PACKAGE DESCRIPTIO (For purposes of clarity, drawings are not to scale)

## G Package

28-Lead Plastic SSOP (5.3mm)
(Reference LTC DWG \# 05-08-1640)


27

PACKAGE DESCRIPTION (For purposess of clatity, dawings are not osale)
UH Package
32-Lead Plastic QFN ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1693 Rev D)


RECOMMENDED SOLDER PAD LAYOUT
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


NOTE:

1. DRAWING PROPOSED TO BE A JEDEC PACKAGE OUTLINE

MO-220 VARIATION WHHD-(X) (TO BE APPROVED)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

## REVISION HISTORY <br> (Revision history begins at Rev B)

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| B | $03 / 11$ | Updated Absolute Maximum Ratings section | 2 |
|  |  | Replaced Graph G09 <br>  | Updated text and equation in Differential Amplifier/Output Voltage section <br> Updated Figure 11, Figure 12 <br>  |
|  | Updated Related Parts | 5 |  |

## LTC3729

## TYPICAL APPLICATION



Figure 12. 3.3V/30A Power Supply with Active Voltage Positioning

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC3856 | Single Output 2-Channel Polyphase Synchronous Step-Down DC/DC Controller with Diff Amp and up to 12-Phase Operation | PLL Fixed 250 kHz to 770 kHz Frequency, $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 38 \mathrm{~V}$, $0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}$ |
| LTC3880/LTC3880-1 | Dual Output PolyPhase Step-Down DC/DC Controller with Digital Power System Management | $1^{2} \mathrm{C} /$ PMBus Interface with EEPROM and 16-Bit ADC, $\mathrm{V}_{\text {IN }}$ Up to 24 V , $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5.5 \mathrm{~V}$, Analog Control Loop |
| LTC3829 | Single Output 3-Channel Polyphase Synchronous Step-Down DC/DC Controller with Diff Amp and up to 6-Phase Operation | PLL Fixed 250 kHz to 770 kHz Frequency, $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 38 \mathrm{~V}$, $0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}$ |
| LTC3869/LTC3869-2 | Dual Output, 2-Phase Synchronous Step-Down DC/DC Controller, with Accurate Current Share | PLL Fixed 250 kHz to 750 kHz Frequency, $4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 38 \mathrm{~V}$, Vout3 Up to 12.5 V |
| $\begin{aligned} & \text { LTC3850/LTC3850-1 } \\ & \text { LTC3850-2 } \end{aligned}$ | Dual Output, 2-Phase Synchronous Step-Down DC/DC Controller, RSENSE or DCR Current Sensing | PLL Fixed 250 kHz to 780 kHz Frequency, $4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 30 \mathrm{~V}$, $0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 5.25 \mathrm{~V}$ |
| LTC3855 | Dual Output, 2-phase, Synchronous Step-Down DC/DC Controller with Diff Amp and DCR Temperature Compensation | PLL Fixed Frequency 250 kHz to $770 \mathrm{kHz}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 38 \mathrm{~V}$, $0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 12 \mathrm{~V}$ |
| LTC3853 | Triple Output, Multiphase Synchronous Step-Down DC/DC Controller, RSENSE or DCR Current Sensing and Tracking | PLL Fixed 250 kHz to 750 kHz Frequency, $4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 24 \mathrm{~V}$, V |
| LTC3860 | Dual, Multiphase, Synchronous Step-Down DC/DC Controller with Diff Amp and Three-State Output Drive | Operates with Power Blocks, DRMOS Devices or External MOSFETs $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 24 \mathrm{~V}$, $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}=20 \mathrm{~ns}$ |
| LTC3857/LTC3857-1 | Low Io, Dual Output 2-Phase Synchronous Step-Down DC/DC Controller with 99\% Duty Cycle | Phase-Lockable Fixed Operating Frequency 50 kHz to 900 kHz , $4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 38 \mathrm{~V}, 0.8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 24 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=50 \mu \mathrm{~A}$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
TLF30682QVS01XUMA1 LMR33620CRNXR TPSM84209RKHR FAN53526UC106X FAN53526UC128X FAN53611AUC123X MP1587EN-LF AP3602AKTR-G1 FAN48610BUC33X FAN48617UC50X FAN53526UC89X MIC45116-1YMP-T1 MP2225GJ-P NCV891234MW50R2G A6986F5VTR AST1S31PUR SIC473ED-T1-GE3 16017 A6986FTR NCP81103MNTXG NCP81203PMNTXG MAX17242ETPA+ MAX16935RATEB/V+ MP2313GJ-Z NCP81208MNTXG MP8759GD-Z FAN53526UC84X PCA9412AUKZ MP2314SGJ-Z AS1340A-BTDM-10 MP3421GG-P NCP81109GMNTXG NCP3235MNTXG MP6003DN-LF-Z MAX16935BAUES/V+ LT8315IFE\#PBF SCY1751FCCT1G NCP81109JMNTXG MAX16956AUBA/V+ AP3409ADNTR-G1 SIC474ED-T1-GE3 A6986F3V3TR MPQ2454GH MPQ2454GH-AEC1 MP21148GQD-P AS3701B-BWLM-68 SC21150ACSTRT MPQ2143DJ-P MP9942AGJ-P MP8869GLP


[^0]:    Consult LTC Marketing for parts specified with wider operating temperature ranges．

[^1]:    Kool $M \mu$ is a registered trademark of Magnetics, Inc

