# Low-power D-type flip-flop; positive-edge trigger Rev. 4 — 28 June 2012 Pro

**Product data sheet** 

#### **General description** 1.

The 74AUP1G80 provides the single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The input pin D must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire  $V_{CC}$  range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire  $V_{CC}$  range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

#### **Features and benefits** 2.

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
  - JESD8-12 (0.8 V to 1.3 V)
  - JESD8-11 (0.9 V to 1.65 V)
  - JESD8-7 (1.2 V to 1.95 V)
  - JESD8-5 (1.8 V to 2.7 V)
  - JESD8-B (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 5000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Low static power consumption; I<sub>CC</sub> = 0.9 μA (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V<sub>CC</sub>
- I<sub>OFF</sub> circuitry provides partial power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power D-type flip-flop; positive-edge trigger

### 3. Ordering information


Table 1. Ordering	g information			
Type number	Package			
	Temperature range Name		Description	Version
74AUP1G80GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1
74AUP1G80GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	SOT886
74AUP1G80GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 $\times$ 1 $\times$ 0.5 mm	SOT891
74AUP1G80GN	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $0.9 \times 1.0 \times 0.35$ mm	SOT1115
74AUP1G80GS	–40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body $1.0 \times 1.0 \times 0.35$ mm	SOT1202
74AUP1G80GX	–40 °C to +125 °C	X2SON5	X2SON5: plastic thermal enhanced extremely thin small outline package; no leads; 5 terminals; body $0.8 \times 0.8 \times 0.35$ mm	SOT1226

### 4. Marking

Table 2. Marking	
Type number	Marking code <sup>[1]</sup>
74AUP1G80GW	рТ
74AUP1G80GM	рТ
74AUP1G80GF	рТ
74AUP1G80GN	рТ
74AUP1G80GS	рТ
74AUP1G80GX	рТ


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

### 5. Functional diagram




74AUP1G80 Product data sheet

#### Low-power D-type flip-flop; positive-edge trigger



### 6. Pinning information



#### 6.1 Pinning

Low-power D-type flip-flop; positive-edge trigger

### 6.2 Pin description

Table 3.	Pin des	cription		
Symbol		Pin		Description
		TSSOP5 and X2SON5	XSON6	
D		1	1	data input
CP		2	2	clock pulse input
GND		3	3	ground (0 V)
Q		4	4	data output
n.c.		-	5	not connected
V <sub>CC</sub>		5	6	supply voltage

### 7. Functional description

#### Table 4. Function table<sup>[1]</sup>

Input	Input	
СР	D	Q
$\uparrow$	L	Н
$\uparrow$	Н	L
L	Х	q

[1] H = HIGH voltage level;

L = LOW voltage level;

 $\uparrow$  = LOW-to-HIGH CP transition;

X = don't care;

 $\vec{q}$  = lower case letter indicates the state of referenced input, one set-up time prior to the LOW-to-HIGH CP transition.

### 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

				10	,
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+4.6	V
Ι <sub>ΟΚ</sub>	output clamping current	V <sub>O</sub> < 0 V	-50	-	mA
Vo	output voltage	Active mode and Power-down mode	<u>[1]</u> –0.5	+4.6	V
I <sub>O</sub>	output current	$V_{O} = 0 V$ to $V_{CC}$	-	+20	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +125 $^{\circ}C$	[2] _	250	mW

[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For TSSOP5 packages: above 87.5 °C the value of  $P_{tot}$  derates linearly with 4.0 mW/K.

For XSON6 and X2SON5 packages: above 118 °C the value of Ptot derates linearly with 7.8 mW/K.

4 of 22

Low-power D-type flip-flop; positive-edge trigger

### 9. Recommended operating conditions

ble 6.	Recommended operating condition	ons			
ymbol	Parameter	Conditions	Min	Max	Unit
cc	supply voltage		0.8	3.6	V
	input voltage		0	3.6	V
C	output voltage	Active mode and Power-down mode	0	3.6	V
amb	ambient temperature		-40	+125	°C
/ΔV	input transition rise and fall rate	$V_{CC} = 0.8 V$ to 3.6 V	0	200	ns/V
	input transition rise and fall rate	$V_{CC}$ = 0.8 V to 3.6 V	0		200

### **10. Static characteristics**

#### Table 7.Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 2	5 °C					
VIH	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.70\times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
VIL	LOW-level input voltage	V <sub>CC</sub> = 0.8 V	-	-	$0.30\times V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	0.9	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = –20 $\mu A; V_{CC}$ = 0.8 V to 3.6 V	$V_{CC}-0.1$	-	-	V
		$I_0 = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	$0.75 \times V_{CC}$	-	-	V
		$I_0 = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.11	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.32	-	-	V
		$I_0 = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	2.05	-	-	V
		$I_0 = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_0 = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.72	-	-	V
		$I_0 = -4.0 \text{ mA}; \text{ V}_{CC} = 3.0 \text{ V}$	2.6	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 0.8 V to 3.6 V	-	-	0.1	V
		I <sub>O</sub> = 1.1 mA; V <sub>CC</sub> = 1.1 V	-	-	$0.3\times V_{CC}$	V
		$I_0 = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.31	V
		I <sub>O</sub> = 1.9 mA; V <sub>CC</sub> = 1.65 V	-	-	0.31	V
		$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.31	V
		$I_0 = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.44	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.31	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.44	V
l <sub>l</sub>	input leakage current	$V_{\rm I}$ = GND to 3.6 V; $V_{\rm CC}$ = 0 V to 3.6 V	-	-	±0.1	μA
74AUP1G80		All information provided in this document is subject to legal disclaimer	s.	C	NXP B.V. 2012. All right	nts reserve
	ata abaat	Boy 4 - 29 June 2012				E - 4 0

### Low-power D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>OFF</sub>	power-off leakage current	$V_{I} \text{ or } V_{O}$ = 0 V to 3.6 V; $V_{CC}$ = 0 V	-	-	±0.2	μΑ
$\Delta I_{OFF}$	additional power-off leakage current	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V to } 0.2 \text{ V}$	-	-	±0.2	μΑ
I <sub>CC</sub>	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; \ I_{O} = 0 \ A; \\ V_{CC} = 0.8 \ V \ \text{to} \ 3.6 \ V \end{array}$	-	-	0.5	μΑ
Δl <sub>CC</sub>	additional supply current		[1] -	-	40	μA
CI	input capacitance	$V_{CC}$ = 0 V to 3.6 V; $V_{I}$ = GND or $V_{CC}$	-	1.5	-	pF
Co	output capacitance	$V_{O} = GND; V_{CC} = 0 V$	-	3.0	-	pF
T <sub>amb</sub> = -4	40 °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC} = 0.8 V$	$0.70\times V_{CC}$	-	-	V
		$V_{CC} = 0.9 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65\times V_{CC}$	-	-	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 0.8 V$	-	-	$0.30\times V_{CC}$	V
		$V_{CC} = 0.9 \text{ V} \text{ to } 1.95 \text{ V}$	-	-	$0.35\times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.9	V
V <sub>OH</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = –20 $\mu\text{A};V_{CC}$ = 0.8 V to 3.6 V	$V_{CC}-0.1$	-	-	V
		I <sub>O</sub> = -1.1 mA; V <sub>CC</sub> = 1.1 V	$0.7  imes V_{CC}$	-	-	V
		$I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	1.03	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.30	-	-	V
		$I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.97	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.85	-	-	V
		$I_0 = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.67	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.55	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 0.8 V to 3.6 V	-	-	0.1	V
		I <sub>O</sub> = 1.1 mA; V <sub>CC</sub> = 1.1 V	-	-	$0.3 \times V_{CC}$	V
		I <sub>O</sub> = 1.7 mA; V <sub>CC</sub> = 1.4 V	-	-	0.37	V
		I <sub>O</sub> = 1.9 mA; V <sub>CC</sub> = 1.65 V	-	-	0.35	V
		$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.33	V
		I <sub>O</sub> = 3.1 mA; V <sub>CC</sub> = 2.3 V	-	-	0.45	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.33	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.45	V
l	input leakage current	$V_{I} = GND \text{ to } 3.6 \text{ V}; V_{CC} = 0 \text{ V to } 3.6 \text{ V}$	-	-	±0.5	μA
I <sub>OFF</sub>	power-off leakage current	$V_{\rm I}$ or $V_{\rm O} = 0$ V to 3.6 V; $V_{\rm CC} = 0$ V	-	-	±0.5	μA
Δl <sub>OFF</sub>	additional power-off	$V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V to } 0.2 \text{ V}$	-	-	±0.6	μA

#### Table 7. Static characteristics ...continued

74AUP1G80 Product data sheet

### Low-power D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I <sub>CC</sub>	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; \ I_{O} = 0 \ A; \\ V_{CC} = 0.8 \ V \ \text{to} \ 3.6 \ V \end{array}$		-	-	0.9	μΑ
ΔI <sub>CC</sub>	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$	<u>[1]</u>	-	-	50	μΑ
T <sub>amb</sub> = –	40 °C to +125 °C						
VIH	HIGH-level input voltage	$V_{CC} = 0.8 V$		$0.75 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 V$ to 1.95 V		$0.70\times V_{CC}$	-	-	V
		$V_{CC}$ = 2.3 V to 2.7 V		1.6	-	-	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.0	-	-	V
VIL	LOW-level input voltage	$V_{CC} = 0.8 V$		-	-	$0.25\times V_{CC}$	V
		$V_{CC} = 0.9 V$ to 1.95 V		-	-	$0.30\times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V		-	-	0.7	V
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	-	0.9	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$					
		$I_{O}$ = –20 $\mu A; V_{CC}$ = 0.8 V to 3.6 V		$V_{CC}-0.11$	-	-	V
		$I_0 = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$		$0.6\times V_{CC}$	-	-	V
		$I_0 = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$		0.93	-	-	V
		$I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$		1.17	-	-	V
		$I_{O}$ = -2.3 mA; $V_{CC}$ = 2.3 V		1.77	-	-	V
		$I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$		1.67	-	-	V
		$I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$		2.40	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$		2.30	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$					
		$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 0.8 V to 3.6 V		-	-	0.11	V
		I <sub>O</sub> = 1.1 mA; V <sub>CC</sub> = 1.1 V		-	-	$0.33 \times V_{CC}$	V
		I <sub>O</sub> = 1.7 mA; V <sub>CC</sub> = 1.4 V		-	-	0.41	V
		I <sub>O</sub> = 1.9 mA; V <sub>CC</sub> = 1.65 V		-	-	0.39	V
		$I_0 = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$		-	-	0.36	V
		I <sub>O</sub> = 3.1 mA; V <sub>CC</sub> = 2.3 V		-	-	0.50	V
		$I_0 = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$		-	-	0.36	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$		-	-	0.50	V
I,	input leakage current	$V_{I} = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V		-	-	±0.75	μA
OFF	power-off leakage current	$V_{1}$ or $V_{0} = 0$ V to 3.6 V; $V_{CC} = 0$ V		-	-	±0.75	μA
Δl <sub>OFF</sub>	additional power-off leakage current	$V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V to } 0.2 \text{ V}$		-	-	±0.75	μA
lcc	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = GND \text{ or } V_{CC}; \ I_{O} = 0 \ A; \\ V_{CC} = 0.8 \ V \text{ to } 3.6 \ V \end{array}$		-	-	1.4	μA
Δl <sub>CC</sub>	additional supply current		<u>[1]</u>	-	-	75	μΑ

#### Table 7. Static characteristics ...continued

[1] One input at  $V_{CC}$  – 0.6 V, other input at  $V_{CC}$  or GND.

All information provided in this document is subject to legal disclaimers.

Low-power D-type flip-flop; positive-edge trigger

### **11. Dynamic characteristics**

#### Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V; for test circuit see Figure 10

<mark>C∟ = 5 pf</mark> t <sub>pd</sub>			Min	Typ[1]			1			-
			Min (85 °C)	Max (85 °C)	Min (125 °C)	Max (125 °C)				
t <sub>nd</sub>			l							
pu	propagation	CP to $\overline{Q}$ ; see Figure 8	[2]							
	delay	$V_{CC} = 0.8 V$	-	20.9	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	2.9	6.0	12.9	2.6	14.3	2.6	15.7	ns
		$V_{CC}$ = 1.4 V to 1.6 V	1.9	4.2	7.6	2.0	8.9	2.0	9.8	ns
		$V_{CC}$ = 1.65 V to 1.95 V	1.7	3.4	5.9	1.6	7.0	1.6	7.7	ns
		$V_{CC}$ = 2.3 V to 2.7 V	1.4	2.6	4.3	1.2	5.6	1.2	6.2	ns
		$V_{CC}$ = 3.0 V to 3.6 V	1.2	2.2	3.6	1.0	4.4	1.0	4.8	ns
f <sub>max</sub>	maximum	CP; see Figure 9								
	frequency	$V_{CC} = 0.8 V$	-	53	-	-	-	-	-	MHz
		$V_{CC}$ = 1.1 V to 1.3 V	-	203	-	170	-	170	-	MHz
		$V_{CC}$ = 1.4 V to 1.6 V	-	347	-	310	-	300	-	MHz
		$V_{CC}$ = 1.65 V to 1.95 V	-	435	-	400	-	390	-	MHz
		$V_{CC}$ = 2.3 V to 2.7 V	-	550	-	490	-	480	-	MHz
		$V_{CC}$ = 3.0 V to 3.6 V	-	619	-	550	-	510	-	MHz
C <sub>L</sub> = 10 p	F									
t <sub>pd</sub>	propagation	CP to $\overline{Q}$ ; see Figure 8	[2]							
	delay	$V_{CC} = 0.8 V$	-	24.6	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	3.3	6.9	14.9	3.0	16.5	3.0	18.1	ns
		$V_{CC}$ = 1.4 V to 1.6 V	2.6	4.8	8.8	2.3	10.3	2.3	11.3	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.3	3.9	6.8	2.0	8.1	2.0	8.9	ns
		$V_{CC}$ = 2.3 V to 2.7 V	1.9	3.1	5.1	1.7	6.3	1.7	6.9	ns
		$V_{CC}$ = 3.0 V to 3.6 V	1.8	2.7	4.4	1.4	4.9	1.4	5.4	ns
f <sub>max</sub>	maximum	CP; see Figure 9								
	frequency	$V_{CC} = 0.8 V$	-	52	-	-	-	-	-	MHz
		$V_{CC}$ = 1.1 V to 1.3 V	-	192	-	150	-	150	-	MHz
		$V_{CC}$ = 1.4 V to 1.6 V	-	324	-	280	-	230	-	MHz
		$V_{CC}$ = 1.65 V to 1.95 V	-	421	-	310	-	250	-	MHz
		$V_{CC}$ = 2.3 V to 2.7 V	-	486	-	370	-	360	-	MHz
		$V_{CC}$ = 3.0 V to 3.6 V	-	550	-	410	-	360	-	MHz

### Low-power D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions		25 °C			–40 °C to +125 °C			
			Min	Typ <mark>[1]</mark>	Мах	Min (85 °C)	Мах (85 °С)	Min (125 °C)	Max (125 °C)	
C <sub>L</sub> = 15 p	ρF									
bd	propagation	CP to Q; see Figure 8	2]							
	delay	$V_{CC} = 0.8 V$	-	28.2	-	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	3.0	7.6	16.7	3.4	18.6	3.4	20.5	ns
		$V_{CC}$ = 1.4 V to 1.6 V	3.0	5.3	9.8	2.6	11.5	2.6	12.7	ns
		$V_{CC}$ = 1.65 V to 1.95 V	2.6	4.4	7.6	2.3	9.1	2.3	10.0	ns
		$V_{CC}$ = 2.3 V to 2.7 V	2.2	3.5	5.7	2.0	6.9	2.0	7.6	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	1.9	3.1	5.0	1.8	5.5	1.8	6.1	ns
max	maximum	CP; see Figure 9								
	frequency	$V_{CC} = 0.8 V$	-	50	-	-	-	-	-	MF
		$V_{CC} = 1.1 \text{ V}$ to 1.3 V	-	181	-	120	-	120	-	MF
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V	-	301	-	190	-	160	-	MF
		$V_{CC}$ = 1.65 V to 1.95 V	-	407	-	240	-	190	-	MH
		$V_{CC}$ = 2.3 V to 2.7 V	-	422	-	300	-	270	-	MH
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	481	-	320	-	300	-	MH
; <sub>L</sub> = 30 p	ρF									
bd	propagation	CP to Q; see Figure 8	2]							
	delay	$V_{CC} = 0.8 V$	-	38.8	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	4.9	9.8	20.7	4.4	24.7	4.4	27.2	ns
		$V_{CC}$ = 1.4 V to 1.6 V	4.0	6.8	12.7	3.5	15.0	3.5	16.5	ns
		$V_{CC}$ = 1.65 V to 1.95 V	3.5	5.6	9.9	2.2	11.9	2.2	13.0	ns
		$V_{CC}$ = 2.3 V to 2.7 V	3.1	4.5	7.5	2.8	9.3	2.8	10.2	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.9	4.1	6.4	2.7	7.5	2.7	8.3	ns
nax	maximum	CP; see Figure 9								
	frequency	$V_{CC} = 0.8 V$	-	28	-	-	-	-	-	Mł
		$V_{CC} = 1.1 \text{ V}$ to 1.3 V	-	128	-	70	-	70	-	Mł
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V	-	206	-	120	-	110	-	MH
		$V_{CC}$ = 1.65 V to 1.95 V	-	262	-	150	-	120	-	MH
		$V_{CC}$ = 2.3 V to 2.7 V	-	269	-	190	-	170	-	MH
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	309	-	200	-	190	-	MH
C <sub>L</sub> = 5 pl	F, 10 pF, 15 pF	and 30 pF								
su(H)	set-up time	D to CP; see Figure 9								
	HIGH	$V_{CC} = 0.8 V$	-	2.5	-	-	-	-	-	ns
		$V_{CC}$ = 1.1 V to 1.3 V	-	0.5	-	2.2	-	2.2	-	ns
		$V_{CC}$ = 1.4 V to 1.6 V	-	0.3	-	1.1	-	1.1	-	ns
		$V_{CC}$ = 1.65 V to 1.95 V	-	0.3	-	0.8	-	0.8	-	ns
		$V_{CC}$ = 2.3 V to 2.7 V	-	0.2	-	0.6	-	0.6	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	0.2	-	0.4	-	0.4	-	ns

#### Table 8. Dynamic characteristics ... continued

Tie. - 40

74AUP1G80

© NXP B.V. 2012. All rights reserved.

#### Low-power D-type flip-flop; positive-edge trigger

Symbol	Parameter	Conditions		25 °C			–40 °C t	to +125 °C	–40 °C to +125 °C			
			Min	Typ[1]	Max	Min (85 °C)	Max (85 °C)	Min (125 °C)	Max (125 °C)			
t <sub>su(L)</sub>	set-up time	D to CP; see Figure 9	I	1								
	LOW	$V_{CC} = 0.8 V$	-	1.7	-	-	-	-	-	ns		
		$V_{CC}$ = 1.1 V to 1.3 V	-	0.3	-	2.0	-	2.0	-	ns		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	-	0.2	-	1.3	-	1.3	-	ns		
		$V_{CC}$ = 1.65 V to 1.95 V	-	0.2	-	1.1	-	1.1	-	ns		
		$V_{CC}$ = 2.3 V to 2.7 V	-	0.3	-	0.8	-	0.8	-	ns		
		$V_{CC}$ = 3.0 V to 3.6 V	-	0.3	-	0.7	-	0.7	-	ns		
t <sub>h</sub>	hold time	D to CP; see Figure 9										
		$V_{CC} = 0.8 V$	-	-2.1	-	-	-	-	-	ns		
		$V_{CC}$ = 1.1 V to 1.3 V	-	-0.4	-	0.2	-	0.2	-	ns		
		$V_{CC}$ = 1.4 V to 1.6 V	-	-0.3	-	0.1	-	0.1	-	ns		
		$V_{CC}$ = 1.65 V to 1.95 V	-	-0.2	-	0	-	0	-	ns		
		$V_{CC}$ = 2.3 V to 2.7 V	-	-0.2	-	0	-	0	-	ns		
		$V_{CC}$ = 3.0 V to 3.6 V	-	-0.3	-	0	-	0	-	ns		
Ŵ	pulse width	CP HIGH or LOW; see <u>Figure 9</u>										
		$V_{CC} = 0.8 V$	-	5.2	-	-	-	-	-	ns		
		$V_{CC}$ = 1.1 V to 1.3 V	-	1.0	-	3.0	-	3.0	-	ns		
		$V_{CC}$ = 1.4 V to 1.6 V	-	0.8	-	2.0	-	2.0	-	ns		
		$V_{CC}$ = 1.65 V to 1.95 V	-	0.6	-	2.0	-	2.0	-	ns		
		$V_{CC}$ = 2.3 V to 2.7 V	-	0.5	-	2.0	-	2.0	-	ns		
		$V_{CC}$ = 3.0 V to 3.6 V	-	0.5	-	2.0	-	2.0	-	ns		
C <sub>PD</sub>	power dissipation	$f_i = 1 \text{ MHz};$ V <sub>I</sub> = GND to V <sub>CC</sub>	<u>[3]</u>									
	capacitance	$V_{CC} = 0.8 V$	-	1.8	-	-	-	-	-	pF		
		$V_{CC}$ = 1.1 V to 1.3 V	-	1.8	-	-	-	-	-	pF		
		$V_{CC}$ = 1.4 V to 1.6 V	-	1.9	-	-	-	-	-	pF		
		$V_{CC}$ = 1.65 V to 1.95 V	-	2.0	-	-	-	-	-	pF		
		$V_{CC}$ = 2.3 V to 2.7 V	-	2.4	-	-	-	-	-	pF		
		$V_{CC}$ = 3.0 V to 3.6 V	-	2.9	-	-	-	-	-	pF		

#### Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V; for test circuit see Figure 10

[1] All typical values are measured at nominal  $V_{CC}$ .

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .


 $\begin{array}{ll} [3] & C_{PD} \text{ is used to determine the dynamic power dissipation } (P_D \text{ in } \mu W). \\ & P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o) \text{ where:} \\ & f_i = \text{ input frequency in MHz;} \\ & f_o = \text{ output frequency in MHz;} \\ & C_L = \text{ output load capacitance in } pF; \\ & V_{CC} = \text{ supply voltage in } V; \\ & N = \text{ number of inputs switching;} \end{array}$ 


 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of the outputs.

All information provided in this document is subject to legal disclaimers.

Low-power D-type flip-flop; positive-edge trigger

### 12. Waveforms






#### Table 9. **Measurement points**

Supply voltage	Output	Input		
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	VI	t <sub>r</sub> = t <sub>f</sub>
0.8 V to 3.6 V	$0.5  imes V_{CC}$	$0.5  imes V_{CC}$	V <sub>CC</sub>	≤ 3.0 ns

#### Low-power D-type flip-flop; positive-edge trigger



#### Table 10. Test data

Supply voltage	Load	V <sub>EXT</sub>			
V <sub>cc</sub>	CL	R <sub>L</sub> [1]	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k $\Omega$ or 1 M $\Omega$	open	GND	$2 \times V_{CC}$


[1] For measuring enable and disable times  $R_L = 5 k\Omega$ , for measuring propagation delays, setup and hold times and pulse width  $R_L = 1 M\Omega$ .

#### **NXP Semiconductors**

### 74AUP1G80

Low-power D-type flip-flop; positive-edge trigger


### 13. Package outline



#### Fig 11. Package outline SOT353-1 (TSSOP5)

All information provided in this document is subject to legal disclaimers.


#### Low-power D-type flip-flop; positive-edge trigger



#### Fig 12. Package outline SOT886 (XSON6)


All information provided in this document is subject to legal disclaimers.

#### Low-power D-type flip-flop; positive-edge trigger



#### Fig 13. Package outline SOT891 (XSON6)

Low-power D-type flip-flop; positive-edge trigger




## XSON6: extremely thin small outline package; no leads; 6 terminals; body 0.9 x 1.0 x 0.35 mm

Fig 14. Package outline SOT1115 (XSON6)

All information provided in	this	document is	subject	to legal	disclaimers.

Low-power D-type flip-flop; positive-edge trigger




## XSON6: extremely thin small outline package; no leads; 6 terminals; body 1.0 x 1.0 x 0.35 mm

Fig 15. Package outline SOT1202 (XSON6)

All information provided in this document is subject to legal disclaimers.

#### Low-power D-type flip-flop; positive-edge trigger



X2SON5: plastic thermal enhanced extremely thin small outline package; no leads;

#### Fig 16. Package outline SOT1226 (X2SON5)

All information provided in this document is subject to legal disclaimers.

Low-power D-type flip-flop; positive-edge trigger

### 14. Abbreviations

AcronymDescriptionCDMCharged Device ModelDUTDevice Under TestESDElectroStatic DischargeHBMHuman Body Model	ns	bbreviati		
DUTDevice Under TestESDElectroStatic Discharge	Desc		scription	
ESD ElectroStatic Discharge	Char		arged Device Model	
	Devi		vice Under Test	
HBM Human Body Model	Elect		ctroStatic Discharge	
	lum		man Body Model	
MM Machine Model	Mach		chine Model	

### 15. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP1G80 v.4	20120628	Product data sheet	-	74AUP1G80 v.3
Modifications:	<ul> <li>Added type</li> </ul>	number 74AUP1G80GX (S	OT1226)	
	<ul> <li>Package out</li> </ul>	Itline drawing of SOT886 (F	igure 11) modified.	
74AUP1G80 v.3	20111129	Product data sheet	-	74AUP1G80 v.2
Modifications:	<ul> <li>Legal pages</li> </ul>	s updated.		
74AUP1G80 v.2	20100915	Product data sheet	-	74AUP1G80 v.1
74AUP1G80 v.1	20061020	Product data sheet	-	-

Low-power D-type flip-flop; positive-edge trigger

### 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP B.V. 2012. All rights reserved.

#### Low-power D-type flip-flop; positive-edge trigger

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

### 17. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

21 of 22

Low-power D-type flip-flop; positive-edge trigger

### **18. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning 3
6.2	Pin description 4
7	Functional description 4
8	Limiting values 4
9	Recommended operating conditions 5
10	Static characteristics 5
11	Dynamic characteristics 8
12	Waveforms 11
13	Package outline 13
14	Abbreviations 19
15	Revision history 19
16	Legal information
16.1	Data sheet status 20
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks 21
17	Contact information 21
18	Contents 22

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 June 2012 Document identifier: 74AUP1G80

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG