# **74AUP1T97**

Low-power configurable gate with voltage-level translator

Rev. 6 — 28 March 2017 Product data sheet

### 1 General description

The 74AUP1T97 provides low-power, low-voltage configurable logic gate functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter and buffer. All inputs can be connected to  $V_{CC}$  or GND.

This device ensures a very low static and dynamic power consumption across the entire  $V_{CC}$  range from 2.3 V to 3.6 V.

The 74AUP1T97 is designed for logic-level translation applications with input switching levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V supply voltage.

The wide supply voltage range ensures normal operation as battery voltage drops from 3.6 V to 2.3 V.

This device is fully specified for partial power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across the entire  $V_{CC}$  range.

### 2 Features and benefits

- Wide supply voltage range from 2.3 V to 3.6 V
- High noise immunity
- ESD protection:
  - HBM JESD22-A114F Class 3A exceeds 5 000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101E exceeds 1 000 V
- Low static power consumption;  $I_{CC} = 1.5 \mu A$  (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V<sub>CC</sub>
- I<sub>OFF</sub> circuitry provides partial power-down mode operation
- · Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



# 3 Ordering information

**Table 1. Ordering information** 

Type number	Package	Package							
	Temperature range	Name	Description	Version					
74AUP1T97GW	-40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363					
74AUP1T97GM	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm	SOT886					
74AUP1T97GF	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm	SOT891					
74AUP1T97GN	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 0.9 x 1.0 x 0.35 mm	SOT1115					
74AUP1T97GS	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 x 1.0 x 0.35 mm	SOT1202					
74AUP1T97GX	-40 °C to +125 °C	X2SON6	plastic thermal extremely thin small outline package; no leads; 6 terminals; body 1 x 0.8 x 0.35 mm	SOT1255					
74AUP1T97UK	-40 °C to +125 °C	WLCSP6	wafer level chip-scale package; 6 bumps; 0.65 x 0.44 x 0.27 mm	SOT1454-1					

## 4 Marking

Table 2. Marking


Type number	Marking code <sup>[1]</sup>
74AUP1T97GW	59
74AUP1T97GM	59
74AUP1T97GF	59
74AUP1T97GN	59
74AUP1T97GS	59
74AUP1T97GX	59
74AUP1T97UK	9

<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.

## 5 Pinning information

### 5.1 Pinning

Table 3. Pinning



### 5.2 Pin description

Table 4. Pin description

Symbol	Pin	Pin			
	SC88, XSON6 and X2SON6	WLCSP6			
В	1	A1	data input		
GND	2	B1	ground (0 V)		
A	3	C1	data input		
Υ	4	C2	data output		
V <sub>CC</sub>	5	B2	supply voltage		
С	6	A2	data input		


# 6 Functional description

Table 5. Function table [1]

Input			Output
С	В	A	Υ
L	L	L	L
L	L	Н	L
L	Н	L	Н
L	Н	Н	Н
Н	L	L	L
Н	L	Н	Н
Н	Н	L	L
Н	Н	Н	Н

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level.

# 7 Functional diagram




74AUP1T97


# 8 Logic configurations

#### **Table 6. Function selection table**

Logic function	Figure
2-input MUX	see Figure 8
2-input AND	see <u>Figure 9</u>
2-input OR with one input inverted	see Figure 10
2-input NAND with one input inverted	see Figure 10
2-input AND with one input inverted	see Figure 11
2-input NOR with one input inverted	see Figure 11
2-input OR	see Figure 12
Inverter	see Figure 13
Buffer	see <u>Figure 14</u>



### Low-power configurable gate with voltage-level translator



## 9 Limiting values

#### Table 7. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC}$	supply voltage			-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-50	-	mA
V <sub>I</sub>	input voltage		[1]	-0.5	+4.6	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V		-50	-	mA
Vo	output voltage	Active mode and Power-down mode	[1]	-0.5	+4.6	V
Io	output current	V <sub>O</sub> = 0 V to V <sub>CC</sub>		-	±20	mA
I <sub>CC</sub>	supply current			-	50	mA
I <sub>GND</sub>	ground current			-50	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[2]	-	250	mW

<sup>[1]</sup> The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 10 Recommended operating conditions

Table 8. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		2.3	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	Active mode	0	$V_{CC}$	V
		Power-down mode; V <sub>CC</sub> = 0 V	0	3.6	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C

<sup>[2]</sup> For SC-88 package: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K. For X2SON6 and XSON6 packages: above 118 °C the value of Ptot derates linearly with 7.8 mW/K. For WLCSP6 package: above 102.5 °C the value of Ptot derates linearly with 5.3 mW/K.

### 11 Static characteristics

**Table 9. Static characteristics** 

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 25	°C				1	
V <sub>T+</sub>	positive-going	V <sub>CC</sub> = 2.3 V to 2.7 V	0.60	-	1.10	V
	positive-going threshold voltage  negative-going threshold voltage  hysteresis voltage  HIGH-level output voltage  LOW-level output voltage  input leakage current  power-off leakage current  additional power-of leakage current  supply current  input capacitance output capacitance output capacitance -40 °C to +85 °C  positive-going threshold	V <sub>CC</sub> = 3.0 V to 3.6 V	0.75	-	1.16	V
$V_{T-}$		V <sub>CC</sub> = 2.3 V to 2.7 V	0.35	-	0.60	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.50	-	0.85	V
√ <sub>H</sub>	hysteresis voltage	$(V_{H} = V_{T+} - V_{T-})$				
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.23	-	0.60	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.25	-	0.56	V
V <sub>OH</sub>		$V_I = V_{T+}$ or $V_{T-}$				
	voltage	$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 2.3 V to 3.6 V	V <sub>CC</sub> - 0.1	-	-	V
		I <sub>O</sub> = -2.3 mA; V <sub>CC</sub> = 2.3 V	2.05	-	-	V
		I <sub>O</sub> = -3.1 mA; V <sub>CC</sub> = 2.3 V	1.9	-	-	V
		$I_{O}$ = -2.7 mA; $V_{CC}$ = 3.0 V	2.72	-	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 3.0 V	2.6	-	-	V
V <sub>OL</sub>		$V_I = V_{T+}$ or $V_{T-}$				
		$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 2.3 $V$ to 3.6 $V$	-	-	0.10	V
		$I_{O}$ = 2.3 mA; $V_{CC}$ = 2.3 V	-	-	0.31	V
		I <sub>O</sub> = 3.1 mA; V <sub>CC</sub> = 2.3 V	-	-	0.44	V
		$I_{\rm O}$ = 2.7 mA; $V_{\rm CC}$ = 3.0 V	-	-	0.31	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 3.0 V	-	-	0.44	V
l <sub>l</sub>	_ ·	V <sub>I</sub> = GND to 3.6 V; V <sub>CC</sub> = 0 V to 3.6 V	-	-	±0.1	μΑ
I <sub>OFF</sub>	· ·	$V_{I}$ or $V_{O} = 0 \text{ V}$ to 3.6 V; $V_{CC} = 0 \text{ V}$	-	-	±0.1	μΑ
Δl <sub>OFF</sub>	additional power-off leakage current	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V to } 0.2 \text{ V}$	-	-	±0.2	μΑ
I <sub>CC</sub>	supply current	$V_I$ = GND or $V_{CC}$ ; $I_O$ = 0 A; $V_{CC}$ = 2.3 V to 3.6 V	-	-	1.2	μΑ
C <sub>I</sub>	input capacitance	$V_{CC}$ = 0 V to 3.6 V; $V_I$ = GND or $V_{CC}$	-	0.8	-	pF
Co	output capacitance	V <sub>O</sub> = GND; V <sub>CC</sub> = 0 V	-	1.7	-	pF
T <sub>amb</sub> = -40	0 °C to +85 °C					
V <sub>T+</sub>		V <sub>CC</sub> = 2.3 V to 2.7 V	0.60	-	1.10	V
	threshold voltage	V <sub>CC</sub> = 3.0 V to 3.6 V	0.75	-	1.19	V

### Low-power configurable gate with voltage-level translator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>T-</sub>	negative-going	V <sub>CC</sub> = 2.3 V to 2.7 V	0.35	-	0.60	V
	threshold voltage	V <sub>CC</sub> = 3.0 V to 3.6 V	0.50	-	0.85	V
V <sub>H</sub>	hysteresis voltage	$(V_{H} = V_{T+} - V_{T-})$				
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.10	-	0.60	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.15	-	0.56	V
V <sub>OH</sub>	HIGH-level output	$V_I = V_{T+}$ or $V_{T-}$				
	voltage	$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 2.3 V to 3.6 V	V <sub>CC</sub> - 0.1	-	-	V
		$I_{O}$ = -2.3 mA; $V_{CC}$ = 2.3 V	1.97	-	-	V
		$I_{O}$ = -3.1 mA; $V_{CC}$ = 2.3 V	1.85	-	-	V
		$I_{O}$ = -2.7 mA; $V_{CC}$ = 3.0 V	2.67	-	-	V
		$I_{O}$ = -4.0 mA; $V_{CC}$ = 3.0 V	2.55	-	-	V
V <sub>OL</sub>	LOW-level output	$V_I = V_{T+}$ or $V_{T-}$				
	voltage	$I_{\rm O}$ = 20 $\mu$ A; $V_{\rm CC}$ = 2.3 V to 3.6 V	-	-	0.1	V
		I <sub>O</sub> = 2.3 mA; V <sub>CC</sub> = 2.3 V	-	-	0.33	V
		I <sub>O</sub> = 3.1 mA; V <sub>CC</sub> = 2.3 V	-	-	0.45	V
		I <sub>O</sub> = 2.7 mA; V <sub>CC</sub> = 3.0 V	-	-	0.33	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 3.0 V	-	-	0.45	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = GND to 3.6 V; V <sub>CC</sub> = 0 V to 3.6 V	-	-	±0.5	μA
I <sub>OFF</sub>	power-off leakage current	$V_I$ or $V_O$ = 0 V to 3.6 V; $V_{CC}$ = 0 V	-	-	±0.5	μA
Δl <sub>OFF</sub>	additional power-off leakage current	V <sub>I</sub> or V <sub>O</sub> = 0 V to 3.6 V; V <sub>CC</sub> = 0 V to 0.2 V	-	-	±0.5	μΑ
I <sub>CC</sub>	supply current	$V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$	-	-	1.5	μA
ΔI <sub>CC</sub>	additional supply	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V; } I_O = 0 \text{ A}$ [1]	-	-	4	μA
	current	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } I_{O} = 0 \text{ A}$ [2]	-	-	12	μA
T <sub>amb</sub> = -4	0 °C to +125 °C				I	
V <sub>T+</sub>	positive-going	V <sub>CC</sub> = 2.3 V to 2.7 V	0.60	-	1.10	V
	threshold voltage	V <sub>CC</sub> = 3.0 V to 3.6 V	0.75	-	1.19	V
V <sub>T-</sub>	negative-going	V <sub>CC</sub> = 2.3 V to 2.7 V	0.33	-	0.64	V
	threshold voltage	V <sub>CC</sub> = 3.0 V to 3.6 V	0.46	-	0.85	V
$V_{H}$	hysteresis voltage	$(V_{H} = V_{T+} - V_{T-})$				
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.10	-	0.60	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.15	-	0.56	V
V <sub>OH</sub>	HIGH-level output	$V_I = V_{T+}$ or $V_{T-}$				
	voltage	$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 2.3 V to 3.6 V	V <sub>CC</sub> - 0.11	-	-	V

74AUP1T97

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$I_{O}$ = -2.3 mA; $V_{CC}$ = 2.3 V	1.77	-	-	V
		$I_{O}$ = -3.1 mA; $V_{CC}$ = 2.3 V	1.67	-	-	V
		$I_{O}$ = -2.7 mA; $V_{CC}$ = 3.0 V	2.40	-	-	V
		$I_{O}$ = -4.0 mA; $V_{CC}$ = 3.0 V	2.30	-	-	V
V <sub>OL</sub>	LOW-level output	$V_I = V_{T+}$ or $V_{T-}$				
	voltage	$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 2.3 $V$ to 3.6 $V$	-	-	0.11	V
		$I_{O}$ = 2.3 mA; $V_{CC}$ = 2.3 V	-	-	0.36	V
		I <sub>O</sub> = 3.1 mA; V <sub>CC</sub> = 2.3 V	-	-	0.50	V
		I <sub>O</sub> = 2.7 mA; V <sub>CC</sub> = 3.0 V	-	-	0.36	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 3.0 V	-	-	0.50	V
lı	input leakage current	V <sub>I</sub> = GND to 3.6 V; V <sub>CC</sub> = 0 V to 3.6 V	-	-	±0.75	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{I}$ or $V_{O} = 0 \text{ V}$ to 3.6 V; $V_{CC} = 0 \text{ V}$	-	-	±0.75	μΑ
Δl <sub>OFF</sub>	additional power-off leakage current	$V_{I}$ or $V_{O} = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.75	μΑ
I <sub>CC</sub>	supply current	$V_{I}$ = GND or $V_{CC}$ ; $I_{O}$ = 0 A; $V_{CC}$ = 2.3 V to 3.6 V	-	-	3.5	μΑ
ΔI <sub>CC</sub>	additional supply	$V_{CC}$ = 2.3 V to 2.7 V; $I_{O}$ = 0 A	1] _	-	7	μΑ
	current	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } I_{O} = 0 \text{ A}$	2] _	-	22	μA

One input at 0.3 V or 1.1 V, other input at V $_{CC}$  or GND. One input at 0.45 V or 1.2 V, other input at V $_{CC}$  or GND.

# 12 Dynamic characteristics

**Table 10. Dynamic characteristics** 

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 16.

Symbol	Parameter	Conditions		25 °C		-40 °C to +125 °C			Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max (85 °C)	Max (125 °C)	
V <sub>CC</sub> = 2.3	V to 2.7 V; V <sub>I</sub> = 1.65	V to 1.95 V						-	
t <sub>pd</sub>	propagation delay	A, B, C to Y; see Figure 15							
		C <sub>L</sub> = 5 pF	2.2	3.5	5.5	0.5	6.8	7.5	ns
		C <sub>L</sub> = 10 pF	2.6	4.1	6.3	1.0	7.9	8.7	ns
		C <sub>L</sub> = 15 pF	2.9	4.6	6.9	1.0	8.7	9.6	ns
		C <sub>L</sub> = 30 pF	3.7	5.8	8.4	1.5	10.8	11.9	ns
$V_{CC} = 2.3$	$V \text{ to } 2.7 \text{ V}; V_1 = 2.3 \text{ V}$								
t <sub>pd</sub>	propagation delay	A, B, C to Y; see Figure 15 [2]							
		C <sub>L</sub> = 5 pF	1.8	3.4	5.5	0.5	6.0	6.6	ns
		C <sub>L</sub> = 10 pF	2.2	4.0	6.2	1.0	7.1	7.9	ns
		C <sub>L</sub> = 15 pF	2.5	4.4	6.8	1.0	7.9	8.7	ns
		C <sub>L</sub> = 30 pF	3.2	5.6	8.3	1.5	10.0	11.0	ns
$V_{CC} = 2.3$	V to 2.7 V; V <sub>I</sub> = 3.0 V	to 3.6 V							
t <sub>pd</sub>	propagation delay	A, B, C to Y; see Figure 15 [2]							
		C <sub>L</sub> = 5 pF	1.4	3.1	5.0	0.5	5.5	6.1	ns
		C <sub>L</sub> = 10 pF	1.8	3.7	5.7	1.0	6.5	7.2	ns
		C <sub>L</sub> = 15 pF	2.2	4.2	6.3	1.0	7.4	8.2	ns
		C <sub>L</sub> = 30 pF	2.9	5.3	7.9	1.5	9.5	10.5	ns
$V_{CC} = 3.0$	V to 3.6 V; V <sub>I</sub> = 1.65	V to 1.95 V							
t <sub>pd</sub>	propagation delay	A, B, C to Y; see Figure 15 [2]							
		C <sub>L</sub> = 5 pF	2.1	2.9	3.9	0.5	8.0	8.8	ns
		C <sub>L</sub> = 10 pF	2.5	3.4	4.6	1.0	8.5	9.4	ns
		C <sub>L</sub> = 15 pF	2.9	3.9	5.2	1.0	9.1	10.1	ns
		C <sub>L</sub> = 30 pF	3.6	5.0	6.7	1.5	9.8	10.8	ns
$V_{CC} = 3.0$	V to 3.6 V; V <sub>I</sub> = 2.3 V	to 2.7 V							
t <sub>pd</sub>	propagation delay	A, B, C to Y; see Figure 15							
		C <sub>L</sub> = 5 pF	1.7	2.8	4.2	0.5	5.3	5.9	ns
		C <sub>L</sub> = 10 pF	2.1	3.4	5.0	1.0	6.1	6.8	ns
		C <sub>L</sub> = 15 pF	2.4	3.8	5.6	1.0	6.8	7.5	ns
		C <sub>L</sub> = 30 pF	3.2	5.0	7.1	1.5	8.5	9.4	ns
$V_{CC} = 3.0$	V to 3.6 V; V <sub>I</sub> = 3.0 V	to 3.6 V							
	propagation delay	A, B, C to Y; see Figure 15 [2]							

74AUP1T9

### Low-power configurable gate with voltage-level translator

Symbol	Parameter	Conditions	25 °C			-40	Unit		
			Min	Typ <sup>[1]</sup>	Max	Min	Max (85 °C)	Max (125 °C)	
		C <sub>L</sub> = 5 pF	1.4	2.7	4.2	0.5	4.7	5.2	ns
		C <sub>L</sub> = 10 pF	1.8	3.3	5.0	1.0	5.7	6.3	ns
		C <sub>L</sub> = 15 pF	2.1	3.8	5.6	1.0	6.2	6.9	ns
		C <sub>L</sub> = 30 pF	2.9	4.9	7.1	1.5	7.8	8.6	ns
$T_{amb} = 25$	°C			'					,
C <sub>PD</sub>	power dissipation	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$ [3]							
capacitance	capacitance	V <sub>CC</sub> = 2.3 V to 2.7 V	-	3.6	-	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	4.3	-	-	-	-	pF

All typical values are measured at nominal  $V_{\text{CC}}$ .

 $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$   $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;


f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;  $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 

### 12.1 Waveforms and test circuit



Measurement points are given in Table 11.


 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Figure 15. Input A, B and C to output Y propagation delay times

### Low-power configurable gate with voltage-level translator

**Table 11. Measurement points** 

Supply voltage	Output	Input		
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	VI	$t_r = t_f$
2.3 V to 3.6 V	0.5V <sub>CC</sub>	0.5V <sub>I</sub>	1.65 V to 3.6 V	≤ 3.0 ns



Test data is given in Table 12.

Definitions test circuit:

 $R_T$  = termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = load capacitance including jig and probe capacitance.

 $R_L$  = load resistance.

Figure 16. Test circuit for measuring switching times

Table 12. Test data

Supply voltage	Load		V <sub>EXT</sub>		
V <sub>CC</sub>	C <sub>L</sub>	R <sub>L</sub> <sup>[1]</sup>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
2.3 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 kΩ or 1 MΩ	open	GND	2 × V <sub>CC</sub>

<sup>[1]</sup> For measuring enable and disable times  $R_L$  = 5 k $\Omega$ , for measuring propagation delays, setup and hold times and pulse width  $R_L$  = 1 M $\Omega$ .

# 13 Package outline





Figure 17. Package outline SOT363 (SC-88)

### Low-power configurable gate with voltage-level translator



74AUP1T97






Figure 19. Package outline SOT891 (XSON6)



### Low-power configurable gate with voltage-level translator



rigare 21. rackage outline corrizoz (Aconto





Figure 22. Package outline SOT1255 (X2SON6)



### 14 Abbreviations

#### **Table 13. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model

# 15 Revision history

#### Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AUP1T97 v.6	20170328	Product data sheet	-	74AUP1T97 v.5	
Modifications:	Added type num	ber 74AUP1T97UK (WLCSP6	6).	,	
74AUP1T97 v.5	20150917	Product data sheet	-	74AUP1T97 v.4	
Modifications:	Added type num	Added type number 74AUP1T97GX (SOT1255/X2SON6).			
74AUP1T97 v.4	20120815	Product data sheet	-	74AUP1T97 v.3	
Modifications:	Package outline	drawing of SOT886 (Figure 1	8) modified.		
74AUP1T97 v.3	20111130	Product data sheet	-	74AUP1T97 v.2	
74AUP1T97 v.2	20101018	Product data sheet	-	74AUP1T97 v.1	
74AUP1T97 v.1	20071025	Product data sheet	-	-	

### 16 Legal information

#### 16.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions". [2] [3]
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

### Low-power configurable gate with voltage-level translator

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **Contents**

1	General description	1
2	Features and benefits	
3	Ordering information	2
4	Marking	
5	Pinning information	
5.1	Pinning	
5.2	Pin description	
6	Functional description	
7	Functional diagram	
8	Logic configurations	
9	Limiting values	
10	Recommended operating conditions	6
11	Static characteristics	7
12	Dynamic characteristics	10
12.1	Waveforms and test circuit	
13	Package outline	13
14	Abbreviations	
15	Revision history	20
16	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

5962-8769901BCA 74HC85N NL17SG08P5T5G NL17SG32DFT2G NLU1G32AMUTCG NLV7SZ58DFT2G NLVHC1G08DFT1G
NLVVHC1G14DTT1G NLX2G08DMUTCG NLX2G08MUTCG MC74HCT20ADR2G 091992B 091993X 093560G 634701C 634921A
NL17SG32P5T5G NL17SG86DFT2G NLU1G32CMUTCG NLV14001UBDR2G NLVVHC1G132DTT1G NLVVHC1G86DTT1G
NLX1G11AMUTCG NLX1G97MUTCG 746427X 74AUP1G17FW5-7 74LS38 74LVC1G08Z-7 74LVC32ADTR2G 74LVC1G125FW4-7
74LVC08ADTR2G MC74HCT20ADTR2G NLV14093BDTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G NLV17SZ126DFT2G
NLV27WZ17DFT2G NLV74HC02ADR2G NLV74HC08ADR2G NLVVHC1GT32DFT1G 74HC32S14-13 74LS133 74LVC1G32Z-7
M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7 M38510/06202BFA NLV74HC08ADTR2G NLV74HC14ADR2G
NLV74HC20ADR2G