

^Y Micropower USB Power Manager With Li-Ion Charger, LDO and Buck Regulator

FEATURES

- 12µA Standby Mode Quiescent Current (All Outputs On)
- Seamless Transition Between Input Power Sources: Li-Ion/Polymer Battery and USB
- 240mΩ Internal Ideal Diode Provides Low Loss PowerPath™
- High Efficiency 200mA Buck Regulator
- 150mA Low Dropout (LDO) Linear Regulator
- Pushbutton On/Off Control With System Reset
- Full Featured Li-Ion/Polymer Battery Charger
- Programmable Charge Current With Thermal Limiting
- Instant-On Operation With Discharged Battery
- 3mm × 3mm × 0.75mm 20-Pin QFN Package

APPLICATIONS


- USB-Based Handheld Products
- Portable Li-Ion/Polymer Based Electronic Devices
- Wearable Electronics
- Low Power Medical Devices

DESCRIPTION


The LTC®3553 is a micropower, highly integrated power management and battery charger IC for single-cell Li-lon/Polymer battery applications. It includes a PowerPath manager with automatic load prioritization, a battery charger, an ideal diode and numerous internal protection features. Designed specifically for USB applications, the LTC3553 power manager automatically limits input current to a maximum of either 100mA or 500mA. Battery charge current is automatically reduced such that the sum of the load current and the charge current does not exceed the selected input current limit. The LTC3553 also includes a synchronous buck regulator, a low dropout linear regulator (LDO), and a pushbutton controller. With all supplies enabled in standby mode, the quiescent current drawn from the battery is only 12µA. The LTC3553 is available in a 3mm $\times 3$ mm $\times 0.75$ mm 20-pin QFN package.

T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and PowerPath, Hot Swap and Bat-Track are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 6522118, 6700364, 5481178, 6304066, 6570372, 6580258, 7511390 and other patents pending.

TYPICAL APPLICATION



Battery Drain Current vs Temperature






ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2, 3)

(110100 1, 2, 0)	
V_{BUS} , V_{OUT}	
t < 1ms and Duty Cycle < 1%	0.3V to 7V
Steady State	0.3V to 6V
BAT, NTC, CHRG, SUSP, PBSTAT,	
ON, BUCK_FB, LDO_FB	0.3V to 6V
BUCK_ON, LDO_ON, STBY, SEQ, HPWF	٦,
BVIN, V _{INLDO} , LDO (Note 4)0.	.3V to $V_{CC} + 0.3V$
IBAT	1A
I _{SW} (Continuous)	
I _{LDO} (Continuous)	175mA
ICHRG, IPBSTAT	
Operating Temperature Range	40°C to 85°C
Junction Temperature	110°C
Storage Temperature Range	

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3553EUD#PBF	LTC3553EUD#TRPBF	LFYB	20-Lead (3mm × 3mm) Plastic QFN	-40°C to 85°C
LTC3553EPD#PBF	LTC3553EPD#TRPBF	FHST	20-Lead (3mm × 3mm) Plastic UTQFN	-40°C to 85°C (OBSOLETE)

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

POWER MANAGER ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C (Note 2), $V_{BUS} = 5V$, $V_{BAT} = 3.8V$, HPWR = SUSP = BUCK_ON = LDO_ON = 0V, $R_{PROG} = 1.87k$, STBY = high, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
No-Load Q	uiescent Currents					<u> </u>
I _{BATQ}	Battery Drain Current (Note 5) Buck and LDO Shutdown, Hard Reset Buck and LDO Shutdown Buck and LDO Enabled, Standby Mode Buck and LDO Enabled Buck Enabled, LDO Shutdown LDO Enabled, Buck Shutdown	$ \begin{aligned} & I_{OUT} = I_{SW} = I_{LDO} = 0 \\ & V_{BUS} = 0V, \text{ Hard Reset} \\ & V_{BUS} = 0V \\ & V_{BUS} = 0V, \text{ BUCK_ON} = \text{LDO_ON} = \text{STBY} = 3.8V \\ & V_{BUS} = 0V, \text{ BUCK_ON} = \text{LDO_ON} = 3.8V, \\ & \text{STBY} = 0V \\ & V_{BUS} = 0V, \text{ BUCK_ON} = 3.8V, \text{ LDO_ON} = 0V \\ & \text{STBY} = 0V \\ & V_{BUS} = 0V, \text{ LDO_ON} = 3.8V, \text{ BUCK_ON} = 0V, \\ & \text{STBY} = 0V \end{aligned} $		0.2 3 8 16 6.5	2 5 16 35 15	Ац Ац Ац Ац Ац
I _{BATQC}	Battery Drain Current, V _{BUS} Available	V _{BAT} = V _{FLOAT} , Timer Timed Out		5	8	μA
I _{BUSQ}	V _{BUS} Input Current	100mA, 500mA Modes Charger On Timer Timed Out SUSP = 5V (Suspend Mode)		300 150 15	500 350 30	μΑ μΑ μΑ

LINEAR

POWER MANAGER ELECTRICAL CHARACTERISTICSThe • denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ (Note 2), $V_{BUS} = 5V$, $V_{BAT} = 3.8V$, HPWR = SUSP = BUCK_ON = LDO_ON = 0V, $R_{PROG} = 1.87k$, STBY = high, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I _{BVINQ}	BVIN Input Current Buck Shutdown Buck Enabled, Standby Mode Buck Enabled	V _{BUS} = 0V, V _{BVIN} = 3.8V, I _{SW} = 0 (Note 8) BUCK_0N = 0V BUCK_0N = STBY = 3.8V BUCK_0N = 3.8V, STBY = 0V			0.01 1.5 22	1 3 38	μΑ μΑ μΑ
I _{VINLDOQ}	V _{INLDO} Input Current LDO Shutdown LDO Enabled, Standby Mode LDO Enabled	V _{BUS} = 0V, V _{INLDO} = 3.8V, I _{LDO} = 0 (Note 10) LDO_ON = 0V LDO_ON = STBY = 3.8V LDO_ON = 3.8V, STBY = 0V			0.01 0.1 0.1	1 1 1	μΑ Αμ Αμ
Input Power	Supply						
V _{BUS}	Input Supply Voltage			4.35		5.5	V
I _{BUS(LIM)}	Total Input Current	HPWR = 0V (100mA) HPWR = 5V (500mA)	•	80 400	90 450	100 500	mA mA
V _{UVLO}	V _{BUS} Undervoltage Lockout	Rising Threshold Falling Threshold		3.5	3.8 3.6	3.9	V mV
V _{DUVLO}	V _{BUS} to BAT Differential Undervoltage Lockout	Rising Threshold Falling Threshold		0	200 50	300	mV mV
R _{ON_ILIM}	Input Current Limit Power FET On-Resistance (Between V _{BUS} and V _{OUT})				350		mΩ
Battery Cha	rger						
V _{FLOAT}	V _{BAT} Regulated Output Voltage	$0 \le T_A \le 85$ °C		4.179 4.165	4.2 4.2	4.221 4.235	V
I _{CHG}	Constant-Current Mode Charge Current	$R_{PROG} = 1.87k, 0 \le T_A \le 85^{\circ}C$		380	400	420	mA
V _{PROG} V _{PROG,TRKL}	PROG Pin Servo Voltage PROG Pin Servo Voltage in Trickle Charge	V _{BAT} < V _{TRKL}			1 0.1		V
h _{PROG}	Ratio of I _{BAT} to PROG Pin Current				750		mA/mA
I _{TRKL}	Trickle Charge Current	V _{BAT} < V _{TRKL}		30	40	50	mA
V_{TRKL}	Trickle Charge Threshold Voltage	V _{BAT} Rising V _{BAT} Falling		2.6	2.9 2.75	3	V
ΔV_{RECHRG}	Recharge Battery Threshold Voltage	Threshold Voltage Relative to V _{FLOAT}		-75	-100	-125	mV
t _{TERM}	Safety Timer Termination Period	Timer Starts when V _{BAT} = V _{FLOAT} – 50mV		3.2	4	5	Hour
t _{BADBAT}	Bad Battery Termination Time	V _{BAT} < V _{TRKL}		0.4	0.5	0.63	Hour
h _{C/10}	End-of-Charge Indication Current Ratio	(Note 6)		0.085	0.1	0.115	mA/mA
R _{ON_CHG}	Battery Charger Power FET On-Resistance (Between V _{OUT} and BAT)	I _{BAT} = 200mA			220		mΩ
T _{LIM}	Junction Temperature in Constant Temperature Mode				110		°C
NTC							
V _{COLD}	Cold Temperature Fault Threshold Voltage	Rising NTC Voltage Hysteresis		75	76 1.3	77	%V _{BUS} %V _{BUS}
V _{HOT}	Hot Temperature Fault Threshold Voltage	Falling NTC Voltage Hysteresis		34	35 1.3	36	%V _{BUS} %V _{BUS}
V _{DIS}	NTC Disable Threshold Voltage	Falling NTC Voltage Hysteresis	•	1.2	1.7 50	2.2	%V _{BUS} mV
	NTC Leakage Current	V _{NTC} = V _{BUS} = 5V		-50		50	nA



POWER MANAGER ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C (Note 2), $V_{BUS} = 5V$, $V_{BAT} = 3.8V$, HPWR = SUSP = BUCK_ON = LDO_ON = 0V, $R_{PROG} = 1.87k$, STBY = high, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS	
Ideal Diode							<u>, </u>	
V_{FWD}	Forward Voltage Detection	(Note 12)			15		mV	
R _{DROPOUT}	Diode On-Resistance, Dropout	I _{OUT} = 200mA, V _{BUS} = 0V		240		mΩ		
I _{MAX}	Diode Current Limit	(Note 7)		1		1		А
Logic Input	s (HPWR, SUSP)	·					<u> </u>	
V _{IL}	Input Low Voltage					0.4	V	
V _{IH}	Input High Voltage			1.2			V	
R _{PD}	Internal Pull-Down Resistance				4		MΩ	
Logic Outp	ut (CHRG)							
V_{0L}	Output Low Voltage	I _{CHRG} = 5mA			65	250	mV	
I _{CHRG}	Output Hi-Z Leakage Current	$V_{BAT} = 4.5V$, $V_{\overline{CHRG}} = 5V$			0	1	μA	

BUCK REGULATOR ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C (Note 2). BUCK_ON = V_{OUT} = BVIN = 3.8V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
BVIN	Input Supply Voltage	(Note 9)	•	2.7		5.5	V
V _{OUT} UVLO	V _{OUT} Undervoltage Lockout	V _{OUT} Falling V _{OUT} Rising		2.5	2.6 2.8	2.9	V
f _{OSC}	Oscillator Frequency			0.955	1.125	1.295	MHz
I _{BUCK_FB}	BUCK_FB Input Current (Note 8)			-0.05		0.05	μA
R _{SW_PD}	SW Pull-Down in Shutdown	BUCK_ON = 0V			10		kΩ
Logic Input	Pin (STBY)		•				
	Input High Voltage			1.2			V
	Input Low Voltage					0.4	V
	Input Current			-1		1	μА
Buck Regula	ntor in Normal Operation (STBY Low)						
I _{LIM}	Peak PMOS Current Limit	BUCK_ON = 3.8V (Note 7)		300	500	650	mA
V _{BUCK_FB}	Regulated Feedback Voltage	BUCK_ON = 3.8V	•	780	800	820	mV
D _{MAX}	Max Duty Cycle			100			%
R_P	R _{DS(ON)} of PMOS	I _{SW} = 100mA			1.1		Ω
R _N	R _{DS(ON)} of NMOS	I _{SW} = -100mA			0.7		Ω
Buck Regula	ntor in Standby Mode (STBY High)						
	Feedback Voltage Threshold	BUCK_ON = 3.8V, V _{BUCK_FB} Falling	•	770	800	820	mV
	Short-Circuit Current			30	50	100	mA
	Standby Mode Dropout Voltage	$\begin{array}{c} {\sf BUCK_ON} = 2.9{\sf V}, {\sf I}_{\sf SW} = 10{\sf mA}, {\sf V}_{\sf BUCK_FB} = 0.76{\sf V}, \\ {\sf V}_{\sf OUT} = 2.9{\sf V}, {\sf BVIN} = 2.9{\sf V} \end{array}$			50	100	mV

LDO REGULATOR ELECTRICAL CHARACTERISTICSThe \bullet denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ (Note 2). LDO_ON = $V_{OUT} = V_{INLDO} = 3.8V$, STBY = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{INLDO}	Input Voltage Range	(Note 9)	•	1.65		5.5	V
V _{OUT} UVLO	V _{OUT} Undervoltage Lockout	V _{OUT} Falling V _{OUT} Rising		2.5	2.6 2.8	2.9	V
V_{LDO_FB}	Regulated Feedback Voltage	I _{LDO} = 1mA, STBY High or Low (Note 10)	•	780	800	820	mV
	V _{LDO_FB} Line Regulation	I _{LDO} = 1mA, V _{INLDO} = 1.65V to 5.5V (Note 10)			0.7		mV/V
	V _{LDO_FB} Load Regulation	I _{LDO} = 1mA to 150mA (Note 10)			0.025		mV/mA
I _{LDO_FB}	Feedback Pin Input Current			-50		50	nA
I _{LDO_OC}	Available Output Current		•	150			mA
I _{LDO_SC}	Short-Circuit Output Current	(Note 7)			300		mA
V _{DROP}	Dropout Voltage (Note 13)	I _{LD0} = 150mA, V _{INLD0} = 3.8V I _{LD0} = 150mA, V _{INLD0} = 2.5V I _{LD0} = 75mA, V _{INLD0} = 1.8V			160 220 180	260 350 280	mV mV mV
t _{LDO_SS}	Soft-Start Time				0.2		ms
R _{LDO_PD}	Output Pull-Down Resistance in Shutdown	LDO_ON = 0V			10		kΩ

PUSHBUTTON INTERFACE ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C (Note 2). $V_{BAT} = 3.8V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Pushbutton	Pin (ON)						
$\overline{V_{CC_PB}}$	Pushbutton Operating Supply Range	(Notes 4, 9)	•	2.7		5.5	V
V _{ON_TH}	ON Threshold Rising ON Threshold Falling			0.4		1.2	V
$I_{\overline{ON}}$	ON Input Current	$V_{\overline{ON}} = V_{CC}$ (Note 4)		-1		1	μА
R _{PB_PU}	Pushbutton Pull-Up Resistance	Pull-Up to V _{CC} (Note 4)		200	400	650	kΩ
Logic Input	Pins (BUCK_ON, LDO_ON, SEQ)						
	Input High Voltage Input Low Voltage			1.2		0.4	V
	Input Current			-1		1	μА
Status Outp	ut Pin (PBSTAT)						
I _{PBSTAT}	PBSTAT Output High Leakage Current	V _{PBSTAT} = 3V		-1		1	μА
V _{PBSTAT}	PBSTAT Output Low Voltage	I _{PBSTAT} = 3mA			0.1	0.4	V



PUSHBUTTON INTERFACE ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications that apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C (Note 2). $V_{BAT} = 3.8V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
Pushbutton Timing Parameters (Note 11)									
t _{ON_PBSTATL}	Minimum ON Low Time to Cause PBSTAT Low	ON Brought Low During Power-On (PON) or Power-Up (PUP1, PUP2) States		50		ms			
t _{ON_PBSTATH}	Delay from ON High to PBSTAT High	Power-On (PON) State, After PBSTAT Has Been Low for at Least t _{PBSTAT_PW}		900		μs			
t _{ON_PUP}	Minimum ON Low Time to Enter Power-Up (PUP1 or PUP2) State	Starting in the Hard Reset (HR) or Power-Off (POFF) States		400		ms			
t _{on_hr}	Minimum ON Low Time to Hard Reset	ON Brought Low During the Power-On (PON) or Power-Up (PUP1, PUP2) States	4	5	6	S			
t _{PBSTAT_PW}	PBSTAT Minimum Pulse Width	Power-On (PON) or Power-Up (PUP1, PUP2) States	40	50		ms			
t _{EXTPWR}	Power-Up from USB Present to Power-Up (PUP1 or PUP2) State	Starting in the Hard Reset (HR) or Power-Off (POFF) States	100			ms			
t _{PON_UP}	BUCK_ON or LDO_ON High to Power-On State	Starting with Both BUCK_ON and LDO_ON Low in the Power-Off (POFF) State	900			μs			
t _{PON_DIS_BUCK}	BUCK_ON Low to Buck Disabled			1		μs			
t _{PON_DIS_LDO}	LDO_ON Low to LDO Disabled			1		μs			
t _{PUP}	Power-Up (PUP1 or PUP2) State Duration			5		S			
t _{PDN}	Power-Down (PDN1 or PDN2) State Duration			1		S			

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3553E is tested under pulsed load conditions such that $T_J \approx T_A$. The LTC3553E is guaranteed to meet specifications from 0°C to 85°C junction temperature. Specifications over the -40°C to 85°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The junction temperature (T_J , in °C) is calculated from the ambient temperature (T_A , in °C) and power dissipation (P_D , in Watts) according to the formula: $T_J = T_A + (P_D \bullet \theta_{JA})$, where θ_{JA} (in °C/W) is the package thermal impedance.

Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

Note 3: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperatures will exceed 110°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

Note 4: V_{CC} is the greater of V_{BUS} or BAT.

Note 5: Total battery drain current represents the load a battery will see in application due to quiescent currents drawn by the BAT pin (I_{BATQ}) plus any current drawn from the V_{OUT} pin. In applications where the

buck input (BVIN pin) and LDO input (V_{INLDO} pin) are connected to the PowerPath output (V_{OUT} pin), the quiescent currents on BVIN and V_{INLDO} must be added to I_{BATQ} to get the actual battery drain current that will be seen in application.

Note 6: $h_{C/10}$ is expressed as a fraction of programmed full charge current with specified PROG resistor.

Note 7: The current limit features of this part are intended to protect the IC from short term or intermittent fault conditions. Continuous operation above the absolute maximum specified pin current rating may result in device degradation or failure.

Note 8: BUCK_FB High, Not Switching

Note 9: VOLIT not in UVLO.

Note 10: Measured with the LDO operating in unity-gain, with its output and feedback pins tied together.


Note 11: See the Operation section of this data sheet for detailed explanation of the pushbutton state machine and the effects of each state on regulator and power manager operation.


Note 12: If $V_{BUS} < V_{UVLO}$ then $V_{FWD} = 0$ and the forward voltage across the ideal diode is equal to its current times $R_{DROPOUT}$.


Note 13: Dropout voltage is the minimum input to output voltage differential needed for the LDO to maintain regulation at a specified output current. When the LDO is in dropout, its output voltage will be equal to: $V_{INLDO} - V_{DROP}$.

LINEAR TECHNOLOGY


 $T_A = 25$ °C, unless otherwise specified.










Battery Drain Current vs Temperature (Suspend Mode)









R_{ON} from V_{BUS} to V_{OUT} vs Temperature








3553 G08





 $T_A = 25$ °C, unless otherwise specified.




























Switching from Suspend Mode to





 $T_A = 25$ °C, unless otherwise specified.



























Burst Mode is a registered trademark of Linear Technology Corporation.


 $T_A = 25$ °C, unless otherwise specified.












 $T_A = 25$ °C, unless otherwise specified.



PIN FUNCTIONS

HPWR (Pin 1): High Power Logic Input. When this pin is low the input current limit is set to 100mA and when this pin is driven high it is set to 500mA. The SUSP pin needs to be low for the input current limit circuit to be enabled. This pin has a conditional internal pull-down resistor when power is applied to the V_{BUS} pin.

SEQ (Pin 2): Regulator Power-Up Sequence Select. While in the power off or hard reset states, a button press or application of USB bus power causes the pushbutton interface to temporarily enable both regulators. The state of the SEQ pin determines which regulator is enabled before the other. If SEQ is low, the buck regulator is enabled first. If SEQ is high, the LDO regulator is enabled first. The second regulator is enabled once the feedback voltage of the first regulator nears regulation. The SEQ pin must be tied to either V_{OLIT} or ground.

PBSTAT (Pin 3): Pushbutton Status. This open-drain output is a debounced and buffered version of the \overline{ON} pushbutton input. It may be used to interrupt a microprocessor.

 $\overline{\textbf{ON}}$ (**Pin 4**): Pushbutton Input. Weak internal pull-up forces a high state if $\overline{\textbf{ON}}$ is left floating. A normally open pushbutton is connected from $\overline{\textbf{ON}}$ to ground to force a low state on this pin.

LDO_ON (Pin 5): Logic Input Enables the Low Dropout (LDO) Regulator. This pin must be driven to a valid logic level. Do not float this pin.

STBY (Pin 6): Standby Mode. When this pin is driven high, the buck and LDO regulator quiescent current is reduced to very low levels, while still maintaining output voltage regulation. In this mode, the buck regulator is limited to 10mA maximum load current, and the LDO regulator's response to line and load transients is slower. This pin must be driven to a valid logic level. Do not float this pin.

BUCK_ON (Pin 7): Logic Input Enables the Buck Regulator. This pin must be driven to a valid logic level. Do not float this pin.

BUCK_FB (Pin 8): Feedback Input for the Buck Regulator. This pin servos to a fixed voltage of 0.8V when the control loop is complete.

LDO_FB (Pin 9): Feedback Input for the Low Dropout Regulator. This pin servos to a fixed voltage of 0.8V when the control loop is complete.

LDO (Pin 10): Low Dropout (LDO) Linear Regulator Output. This pin should be bypassed with a low impedance multilayer ceramic capacitor.

 V_{INLDO} (Pin 11): Power Input Pin for the LDO Regulator. This pin is to be connected to V_{OUT} or any supply voltage below V_{OUT} , such as the buck regulator output. This pin should be bypassed with a low impedance multilayer ceramic capacitor.

BVIN (Pin 12): Power Input for the Buck Regulator. It is recommended that this pin be connected to the V_{OUT} pin. It should be bypassed with a low impedance multilayer ceramic capacitor.

SW (**Pin 13**): Power Transmission (Switch) Pin for the Buck Regulator.

CHRG (**Pin 14**): Open-Drain Charge Status Output. This pin indicates the status of the battery charger. It is internally pulled low while charging. Once the battery charge current reduces to less than one-tenth of the programmed charge current, this pin goes into a high impedance state. An external pull-up resistor and/or LED is required to provide indication.

NTC (Pin 15): The NTC pin connects to a battery's thermistor to determine if the battery is too hot or too cold to charge. If the battery's temperature is out of range, charging is paused until it drops back into range. A low drift bias resistor is required from V_{BUS} to NTC and a thermistor is required from NTC to ground. If the NTC function is not desired, the NTC pin should be grounded.

PROG (Pin 16): Charge Current Program and Charge Current Monitor Pin. Connecting a resistor from PROG to ground programs the charge current as given by:

$$I_{CHG}(A) = \frac{750V}{R_{PROG}}$$

If sufficient input power is available in constant-current mode, this pin servos to 1V. The voltage on this pin always represents the actual charge current.

LINEAR TECHNOLOGY

PIN FUNCTIONS

BAT (Pin 17): Single-Cell Li-Ion Battery Pin. Depending on available power and load, a Li-Ion battery on BAT will either deliver system power to V_{OUT} through the ideal diode or be charged from the battery charger.

 V_{OUT} (Pin 18): Output Voltage of the PowerPath Controller and Input Voltage of the Battery Charger. The majority of the portable products should be powered from V_{OUT} . The LTC3553 will partition the available power between the external load on V_{OUT} and the internal battery charger. Priority is given to the external load and any extra power is used to charge the battery. An ideal diode from BAT to V_{OUT} ensures that V_{OUT} is powered even if the load exceeds the allotted input current from V_{BUS} or if the V_{BUS} power source is removed. V_{OUT} should be bypassed with a low impedance multilayer ceramic capacitor.


SUSP (Pin 19): Suspend Mode Logic Input. If this pin is driven high the input current limit path is disabled. In this state the circuit draws negligible power from the V_{BUS} pin. Any load at the V_{OUT} pin is provided by the battery through the internal ideal diode. When this input is grounded, the input current limit will be set to desired value as determined by the state of the HPWR pin. This pin has a conditional internal pull-down resistor when power is applied to the V_{BUS} pin.

V_{BUS} (**Pin 20**): USB Input Voltage. V_{BUS} will usually be connected to the USB port of a computer or a DC output wall adapter. V_{BUS} should be bypassed with a low impedance multilayer ceramic capacitor.

GND (Exposed Pad Pin 21): Ground. The exposed package pad is ground and must be soldered to the PC board for proper functionality and for maximum heat transfer.



BLOCK DIAGRAM



Introduction

The LTC3553 is a highly integrated power management IC that includes the following features:

PowerPath controller

Battery charger

Ideal diode

Pushbutton controller


200mA buck regulator

150mA low dropout (LDO) linear regulator

Designed specifically for USB applications, the PowerPath controller incorporates a precision input current limit which communicates with the battery charger to ensure that input current never violates the USB specifications. The ideal diode from BAT to V_{OUT} guarantees that ample power is always available to V_{OLIT} even if there is insufficient or absent power at V_{BUS}. The LTC3553 also includes a pushbutton input to control the two regulators and system reset. The constant-frequency current mode step-down switching regulator provides 200mA and supports 100% duty cycle operation as well as Burst Mode operation for high efficiency at light load. No external compensation components are required for the switching regulator. The LDO can deliver up to 150mA, and is stable with a ceramic output capacitor of at least 1µF. For application flexibility, the LDO's power input pin, $V_{INI,DO}$, is independent of the buck's BVIN pin. The LDO can be powered by the buck output or be driven by the PowerPath Vollt.

Either regulator can be programmed for a minimum output voltage of 0.8V and can be used to power a microcontroller core, microcontroller I/O, memory or other logic circuitry.

Simplified PowerPath Block Diagram



The buck regulator operates at 1.125MHz. Both regulators include a low power standby mode which can be used to power essential keep-alive circuitry while draining ultralow current from the battery for extended battery life.

USB PowerPath Controller

The input current limit and charger control circuits of the LTC3553 are designed to limit input current as well as control battery charge current as a function of I_{VOUT} . V_{OUT} drives the combination of the external load, the buck and LDO regulators and the battery charger.

If the combined load does not exceed the programmed input current limit, V_{OUT} will be connected to V_{BUS} through an internal $350m\Omega$ P-channel MOSFET. If the combined load at V_{OUT} exceeds the programmed input current limit, the battery charger will reduce its charge current by the amount necessary to enable the external load to be satisfied while maintaining the programmed input current. Even if the battery charge current is set to exceed the allowable USB current, the average input current USB specification will not be violated. Furthermore, load current at V_{OUT} will always be prioritized and only excess available current will be used to charge the battery.

The input current limit is programmed by the HPWR and SUSP pins. If SUSP pin set high, the input current limit is disabled. If SUSP pin is low, the input current limit is enabled. HPWR pin selects between 100mA input current limit when it is low and 500mA input current limit when it is high.

Ideal Diode From BAT to Vout

The LTC3553 has an internal ideal diode from BAT to V_{OUT} designed to respond quickly whenever V_{OUT} drops below BAT. If the load increases beyond the input current limit, additional current will be pulled from the battery via the ideal diode. Furthermore, if power to V_{BUS} (USB) is removed, then all of the application power will be provided by the battery via the ideal diode. The ideal diode is fast enough to keep V_{OUT} from dropping significantly with just the recommended output capacitor. The ideal diode consists of a precision amplifier that enables an on-chip P-channel



MOSFET whenever the voltage at V_{OUT} is approximately 15mV (V_{FWD}) below the voltage at BAT. The resistance of the internal ideal diode is approximately 240m Ω .

Suspend Mode

When the SUSP pin is pulled high the LTC3553 enters suspend mode to comply with the USB specification. In this mode, the power path between V_{BUS} and V_{OUT} is put in a high impedance state to reduce the V_{BUS} input current to 15 μA . The system load connected to V_{OUT} is supplied through the ideal diode connected to BAT.

V_{BUS} Undervoltage Lockout (UVLO) and Undervoltage Current Limit (UVCL)

An internal undervoltage lockout circuit monitors V_{BUS} and keeps the input current limit circuitry off until V_{BUS} rises above the rising UVLO threshold (3.8V) and at least 200mV above V_{BAT} . Hysteresis on the UVLO turns off the input current limit circuitry if V_{BUS} drops below 3.6V or within 50mV of V_{BAT} . When this happens, system power at V_{OUT} will be drawn from the battery via the ideal diode. To minimize the possibility of oscillation in and out of UVLO when using resistive input supplies, the input current limit is reduced as V_{BUS} falls below 4.45V typical.

Battery Charger

The LTC3553 includes a constant-current/constant-voltage battery charger with automatic recharge, automatic termination by safety timer, low voltage trickle charging. bad cell detection and thermistor sensor input for out of temperature charge pausing. When a battery charge cycle begins, the battery charger first determines if the battery is deeply discharged. If the battery voltage is below V_{TRKL} , typically 2.9V, an automatic trickle charge feature sets the battery charge current to 10% of the programmed value. If the low voltage persists for more than 1/2 hour, the battery charger automatically terminates. Once the battery voltage is above 2.9V, the battery charger begins charging in full power constant current mode. The current delivered to the battery will try to reach 750V/R_{PROG}. Depending on available input power and external load conditions, the battery charger may or may not be able to charge at the full programmed current. The external load will always be prioritized over the battery charge current. The USB current limit programming will always be observed and only additional current will be available to charge the battery. When system loads are light, battery charge current will be maximized.

Charge Termination

The battery charger has a built-in safety timer. When the battery voltage approaches the float voltage, the charge current begins to decrease as the LTC3553 enters constant-voltage mode. Once the battery charger detects that it has entered constant-voltage mode, the four hour safety timer is started. After the safety timer expires, charging of the battery will terminate and no more current will be delivered to the battery.

Automatic Recharge

After the battery charger terminates, it will remain off drawing only microamperes of current from the battery. If the portable product remains in this state long enough, the battery will eventually self discharge. To ensure that the battery is always topped off, a charge cycle will automatically begin when the battery voltage falls below V_{RECHRG} (typically 4.1V). In the event that the safety timer is running when the battery voltage falls below V_{RECHRG} , the timer will reset back to zero. To prevent brief excursions below V_{RECHRG} from resetting the safety timer, the battery voltage must be below V_{RECHRG} for approximately 2ms. The charge cycle and safety timer will also restart if the V_{BUS} UVLO cycles low and then high (e.g., V_{BUS} , is removed and then replaced).

Charge Current

The charge current is programmed using a single resistor from PROG to ground. 1/750th of the battery charge current is delivered to PROG which will attempt to servo to 1.000V. Thus, the battery charge current will try to reach 750 times the current in the PROG pin. The program resistor and the charge current are calculated using the following equations:

$$R_{PROG} = \frac{750V}{I_{CHG}}, I_{CHG} = \frac{750V}{R_{PROG}}$$



In either the constant-current or constant-voltage charging modes, the PROG pin voltage will be proportional to the actual charge current delivered to the battery. Therefore, the actual charge current can be determined at any time by monitoring the PROG pin voltage and using the following equation:

$$I_{BAT} = \frac{V_{PROG}}{R_{PROG}} \bullet 750$$

In many cases, the actual battery charge current, I_{BAT} , will be lower than I_{CHG} due to limited input current available and prioritization with the system load drawn from V_{OUT} .

Thermal Regulation

To prevent thermal damage to the IC or surrounding components, an internal thermal feedback loop will automatically decrease the programmed charge current if the die temperature rises to approximately 110°C. Thermal regulation protects the LTC3553 from excessive temperature due to high power operation or high ambient thermal conditions and allows the user to push the limits of the power handling capability with a given circuit board design without risk of damaging the LTC3553 or external components. The benefit of the LTC3553 thermal regulation loop is that charge current can be set according to the desired charge rate rather than worst-case conditions with the assurance that the battery charger will automatically reduce the current in worst-case conditions.

Charge Status Indication

The CHRG pin indicates the status of the battery charger. An open-drain output, the CHRG pin can drive an indicator LED through a current limiting resistor for human interfacing or simply a pull-up resistor for microprocessor interfacing. When charging begins, CHRG is pulled low and remains low for the duration of a normal charge cycle. When charging is complete, i.e., the charger enters constant-voltage mode and the charge current has dropped to one-tenth of the programmed value, the CHRG pin is released (high impedance). The CHRG pin does not respond to the C/10 threshold if the LTC3553 reduces the charge current due

to excess load on the V_{OUT} pin. This prevents false end of charge indications due to insufficient power available to the battery charger. Even though charging is stopped during an NTC fault the \overline{CHRG} pin will stay low indicating that charging is not complete.

Battery Charger Stability Considerations

The LTC3553's battery charger contains both a constant-voltage and a constant-current control loop. The constant-voltage loop is stable without any compensation when a battery is connected with low impedance leads. Excessive lead length, however, may add enough series inductance to require a bypass capacitor of at least 1µF from BAT to GND. Furthermore, a 100µF 1210 ceramic capacitor in series with a 0.3Ω resistor from BAT to GND is required to keep ripple voltage low if operation with the battery disconnected is allowed.

High value, low ESR multilayer ceramic chip capacitors reduce the constant-voltage loop phase margin, possibly resulting in instability. Ceramic capacitors up to $22\mu F$ may be used in parallel with a battery, but larger ceramics should be decoupled with 0.2Ω to 1Ω of series resistance.

In constant-current mode, the PROG pin is in the feed-back loop rather than the battery voltage. Because of the additional pole created by any PROG pin capacitance, capacitance on this pin must be kept to a minimum. With no additional capacitance on the PROG pin, the battery charger is stable with program resistor values as high as 25k. However, additional capacitance on this node reduces the maximum allowed program resistor. The pole frequency at the PROG pin should be kept above 100kHz. Therefore, if the PROG pin has a parasitic capacitance, C_{PROG} , the following equation should be used to calculate the maximum resistance value for R_{PROG} :

$$R_{PROG} \le \frac{1}{2\pi \cdot 100 \text{kHz} \cdot C_{PROG}}$$



NTC Thermistor

The battery temperature is measured by placing a negative temperature coefficient (NTC) thermistor close to the battery pack. To use this feature connect the NTC thermistor, R_{NTC}, between the NTC pin and ground and a bias resistor, $R_{\mbox{\scriptsize NOM}},$ from $V_{\mbox{\scriptsize BUS}}$ to NTC, as shown in Figure 1. R_{NOM} should be a 1% resistor with a value equal to the value of the chosen NTC thermistor at 25°C (R25). The LTC3553 will pause charging when the resistance of the NTC thermistor drops to 0.54 times the value of R25 or approximately 54k (for a Vishay curve 1 thermistor, this corresponds to approximately 40°C). If the battery charger is in constant-voltage mode, the safety timer also pauses until the thermistor indicates a return to a valid temperature. As the temperature drops, the resistance of the NTC thermistor rises. The LTC3553 is also designed to pause charging when the value of the NTC thermistor increases to 3.17 times the value of R25. For a Vishay curve 1 thermistor this resistance, 317k, corresponds to approximately 0°C. The hot and cold comparators each have approximately 3°C of hysteresis to prevent oscillation about the trip point.




Figure 1. Typical NTC Thermistor Circuit

Alternate NTC Thermistors and Biasing

The LTC3553 provides temperature qualified charging if a grounded thermistor and a bias resistor are connected to NTC. By using a bias resistor whose value is equal to the room temperature resistance of the thermistor (R25) the upper and lower temperatures are preprogrammed to approximately 40°C and 0°C, respectively (assuming a Vishay curve 1 thermistor).

The upper and lower temperature thresholds can be adjusted by either a modification of the bias resistor value or by adding a second adjustment resistor to the circuit. If only the bias resistor is adjusted, then either the upper or the lower threshold can be modified but not both. The other trip point will be determined by the characteristics of the thermistor. Using the bias resistor in addition to an adjustment resistor, both the upper and the lower temperature trip points can be independently programmed with the constraint that the difference between the upper and lower temperature thresholds cannot decrease. Examples of each technique are given below.

NTC thermistors have temperature characteristics which are indicated on resistance-temperature conversion tables. The Vishay-Dale thermistor NTHS0603N011-N1003F, used in the following examples, has a nominal value of 100k and follows the Vishay curve 1 resistance-temperature characteristic.

In the explanation below, the following notation is used.

R25 = Value of the thermistor at 25°C

 $R_{NTC|COLD}$ = Value of thermistor at the cold trip point

 $R_{NTCIHOT}$ = Value of the thermistor at the hot trip point

 r_{COLD} = Ratio of $R_{NTCICOLD}$ to R25

 r_{HOT} = Ratio of $R_{NTCIHOT}$ to R25

 R_{NOM} = Primary thermistor bias resistor (see Figure 2)

R1 = Optional temperature range adjustment resistor (see Figure 2)






Figure 2. NTC Thermistor Circuit With Additional Bias Resistor

The trip points for the LTC3553's temperature qualification are internally programmed at $0.35 \cdot V_{BUS}$ for the hot threshold and $0.76 \cdot V_{BUS}$ for the cold threshold.

Therefore, the hot trip point is set when:

$$\frac{R_{\text{NTC|HOT}}}{R_{\text{NOM}} + R_{\text{NTC|HOT}}} \bullet V_{\text{BUS}} = 0.35 \bullet V_{\text{BUS}}$$

and the cold trip point is set when:

$$\frac{R_{\text{NTC|COLD}}}{R_{\text{NOM}} + R_{\text{NTC|COLD}}} \bullet V_{\text{BUS}} = 0.76 \bullet V_{\text{BUS}}$$

Solving these equations for $R_{\mbox{\scriptsize NTC|COLD}}$ and $R_{\mbox{\scriptsize NTC|HOT}}$ results in the following:

$$R_{NTC|HOT} = 0.538 \bullet R_{NOM}$$

and

$$R_{NTC|COLD} = 3.17 \cdot R_{NOM}$$

By setting R_{NOM} equal to R25, the above equations result in $r_{HOT} = 0.538$ and $r_{COLD} = 3.17$. Referencing these ratios to the Vishay Resistance-Temperature Curve 1 chart gives a hot trip point of about 40°C and a cold trip point of about 0°C. The difference between the hot and cold trip points is approximately 40°C.

By using a bias resistor, R_{NOM} , different in value from R25, the hot and cold trip points can be moved in either direction. The temperature span will change somewhat due to the nonlinear behavior of the thermistor. The following equations can be used to easily calculate a new value for the bias resistor:

$$R_{NOM} = \frac{r_{HOT}}{0.538} \cdot R25$$

$$R_{NOM} = \frac{r_{COLD}}{3.17} \cdot R25$$

where r_{HOT} and r_{COLD} are the resistance ratios at the desired hot and cold trip points. Note that these equations are linked. Therefore, only one of the two trip points can be independently set, the other is determined by the default ratios designed in the IC.

Consider an example where a 60° C hot trip point is desired. From the Vishay curve 1 R-T characteristics, r_{HOT} is 0.2488 at 60° C. Using the above equation, R_{NOM} should be set to 46.4k. With this value of R_{NOM} , the cold trip point is about 16° C. Notice that the span is now 44°C rather than the previous 40° C. This is due to the decrease in temperature gain of the thermistor as absolute temperature increases.

The upper and lower temperature trip points can be independently programmed by using an additional bias resistor as shown in Figure 2. The following formulas can be used to compute the values of R_{NOM} and R1:

$$R_{NOM} = \frac{r_{COLD} - r_{HOT}}{2.714} \bullet R25$$

$$R1 = 0.536 \bullet R_{NOM} - r_{HOT} \bullet R25$$

For example, to set the trip points to 0°C and 45°C with a Vishay curve 1 thermistor choose:

$$R_{NOM} = \frac{3.266 - 0.4368}{2.714} \cdot 100k = 104.2k$$

the nearest 1% value is 105k:

$$R1 = 0.536 \cdot 105k - 0.4368 \cdot 100k = 12.6k$$

The nearest 1% value is 12.7k. The final solution is shown in Figure 2 and results in an upper trip point of 45°C and a lower trip point of 0°C.



BUCK REGULATOR

Introduction

The LTC3553 includes a constant-frequency current-mode 200mA buck regulator. At light loads, the regulator automatically enters Burst Mode operation to maintain high efficiency.

Applications with a near-zero-current sleep or memory keep-alive mode can command the LTC3553 buck regulator into a standby mode that maintains output regulation while drawing only 1.5 μ A quiescent current. Load capability drops to 10mA in this mode.

The buck regulator is enabled, disabled and sequenced through the pushbutton interface (see the Pushbutton Interface section for more information). It is recommended that the buck regulator input supply (BVIN) be connected to the system supply pin (V_{OUT}). This is recommended because the undervoltage lockout circuit on the V_{OUT} pin (V_{OUT} UVLO) disables the buck regulator when the V_{OUT} voltage drops below the V_{OUT} UVLO threshold. If driving the buck regulator input supply from a voltage other than V_{OUT} , the regulator should not be operated outside its specified operating voltage range as operation is not guaranteed beyond this range.

Output Voltage Programming

Figure 3 shows the buck regulator application circuit. The output voltage for the buck regulator is programmed using a resistor divider from the buck regulator output connected to the feedback pin (BUCK_FB) such that:

$$V_{BUCK} = 0.8V \cdot \left(\frac{R1}{R2} + 1\right)$$

Typical values for R1 can be as high as $2.2M\Omega$. (R1 + R2) can be as high as $3M\Omega$. The capacitor C_{FB} cancels the pole created by feedback resistors and the input capacitance of the BUCK_FB pin and also helps to improve transient response for output voltages much greater than 0.8V. A variety of capacitor sizes can be used




Figure 3. Buck Regulator Application Circuit

for C_{FB} but a value of 10pF is recommended for most applications. Experimentation with capacitor sizes between 2pF and 22pF may yield improved transient response.

Normal Buck Operating Mode (STBY Pin Low)

In normal mode (STBY pin low), the buck regulator performs as a traditional constant-frequency current mode switching regulator. Switching frequency is determined by an internal oscillator which operates at 1.125MHz. An internal latch is set at the start of every oscillator cycle, turning on the main P-channel MOSFET switch. During each cycle, a current comparator compares the inductor current to the output of an error amplifier. The output of the current comparator resets the internal latch, which causes the main P-channel MOSFET switch to turn off and the N-channel MOSFET synchronous rectifier to turn on. The N-channel MOSFET synchronous rectifier turns off at the end of the clock cycle, or when the current through the N-channel MOSFET synchronous rectifier drops to zero, whichever happens first. Via this mechanism, the error amplifier adjusts the peak inductor current to deliver the required output power. All necessary compensation is internal to the buck regulator requiring only a single ceramic output capacitor for stability.

At light load and no-load conditions, the buck automatically switches to a power-saving hysteretic control algorithm that operates the switches intermittently to minimize switching losses. Known as Burst Mode operation, the buck cycles



the power switches enough times to charge the output capacitor to a voltage slightly higher than the regulation point. The buck then goes into a reduced quiescent current sleep mode. In this state, power loss is minimized while the load current is supplied by the output capacitor. Whenever the output voltage drops below a predetermined value, the buck wakes from sleep and cycles the switches again until the output capacitor voltage is once again slightly above the regulation point. Sleep time thus depends on load current, since the load current determines the discharge rate of the output capacitor.

Standby Mode Buck Operation (STBY Pin High)

There are situations where even the low quiescent current of Burst Mode operation is not low enough. For instance, in a static memory keep alive situation, load current may fall well below $1\mu A$. In this case, the $22\mu A$ typical BVIN quiescent current in Burst Mode operation becomes the main factor determining battery run time.

Standby mode cuts BVIN quiescent current down to just $1.5\mu A$, greatly extending battery run time in this essentially no-load region of operation. The application circuit commands the LTC3553 into and out of standby mode via the STBY pin logic input. Bringing the STBY pin high places the regulator into standby mode, while bringing it low returns it to Burst Mode operation. In standby mode, buck load capability drops to 10mA.

In standby mode, the buck regulator operates hysteretically. When the BUCK_FB pin voltage falls below the internal 0.8V reference, a current source from BVIN to SW turns on, delivering current through the inductor to the switching regulator output capacitor and load. When the FB pin voltage rises above the reference plus a small hysteresis voltage, that current is shut off. In this way, output regulation is maintained.

Since the power transfer from BVIN to SW is through a high impedance current source rather than through a low impedance MOSFET switch, power loss scales with load current as in a linear low dropout (LDO) regulator, rather than as in a switching regulator. For near-zero load conditions where regulator quiescent current is the dominant power loss, standby mode is ideal. But at any appreciable

load current, Burst Mode operation yields the best overall conversion efficiency.

Shutdown

The buck regulator is shut down and enabled via the pushbutton interface. In shutdown, it draws only a few nanoamps of leakage current from the BVIN pin. It also pulls down on its output with a 10k resistor from its switch pin to ground.

Dropout Operation

It is possible for the buck regulator's input voltage to fall near or below its programmed output voltage (e.g., a battery voltage of 3.4V with a programmed output voltage of 3.3V). When this happens, the PMOS switch duty cycle increases to 100%, keeping the switch on continuously. Known as dropout operation, the output voltage equals the regulator's input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor.

Soft-Start Operation

In normal operating mode, soft-start works by gradually increasing the maximum allowed peak inductor current for the buck regulator over a 500µs period. This allows the output to rise slowly, helping minimize the inrush current needed to charge up the output capacitor. A soft-start cycle occurs whenever the buck is enabled.

Soft-start occurs only in normal operation, but not in standby mode. Standby mode operation is already inherently current-limited, since the regulator works by intermittently turning on a current source from BVIN to SW. Changing the state of the STBY pin while the regulators are operating doesn't trigger a new soft-start cycle, to avoid glitching the outputs.

Inductor Selection

Many different sizes and shapes of inductors are available from numerous manufacturers. Choosing the right inductor from such a large selection of devices can be overwhelming, but following a few basic guidelines will make the selection process much simpler.



Inductor value should be chosen based on the desired output voltage. See Table 1. Table 3 shows several inductors that work well with the step-down switching buck regulator. These inductors offer a good compromise in current rating, DCR and physical size. Consult each manufacturer for detailed information on their entire selection of inductors.

Larger value inductors reduce ripple current, which improves output ripple voltage. Lower value inductors result in higher ripple current and improved transient response time, but will reduce the available output current. To maximize efficiency, choose an inductor with a low DC resistance.

Choose an inductor with a DC current rating at least 1.5 times larger than the maximum load current to ensure that the inductor does not saturate during normal operation. If output short circuit is a possible condition, the inductor should be rated to handle the maximum peak current specified for the buck converter.

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and do not radiate much energy, but generally

Table 1. Choosing the Inductor Value

DESIRED OUTPUT VOLTAGE	RECOMMENDED INDUCTOR VALUE
1.8V or Less	10μH
1.8V to 2.5V	6.8µH
2.5V to 3.3V	4.7μΗ

cost more than powdered iron core inductors with similar electrical characteristics. Inductors that are very thin or have a very small volume typically have much higher core and DCR losses, and will not give the best efficiency. The choice of which style inductor to use often depends more on the price versus size, performance and any radiated EMI requirements than on what the buck requires to operate.

The inductor value also has an effect on Burst Mode operation. Lower inductor values will cause Burst Mode switching frequency to increase.

Input/Output Capacitor Selection

Low ESR (equivalent series resistance) ceramic capacitors should be used at the buck output as well as at the buck input supply. Only X5R or X7R ceramic capacitors should be used because they retain their capacitance over wider voltage and temperature ranges than other ceramic types. For good transient response and stability the output capacitor should retain at least $4\mu F$ of capacitance over operating temperature and bias voltage. Generally, a good starting point is to use a $10\mu F$ output capacitor.

Table 2. Ceramic Capacitor Manufacturers

AVX	www.avxcorp.com
Murata	www.murata.com
Taiyo Yuden	www.t-yuden.com
Vishay Siliconix	www.vishay.com
TDK	www.tdk.com

Table 3. Recommended Inductors for the Buck Regulator

INDUCTOR PART NO.	L (µH)	MAX I _{DC} (A)	MAX DCR (Ω)	SIZE (L×W×H) (mm)	MANUFACTURER
1117AS-4R7M 1117AS-6R8M 1117AS-100M	4.7 6.8 10	0.64 0.54 0.45	0.18* 0.250* 0.380*	3.0×2.8×1.0	Toko www.toko.com
CDRH2D11BNP-4R7N CDRH2D11BNP-6R8N CDRH2D11BNP-100N	4.7 6.8 10	0.7 0.6 0.48	0.248 0.284 0.428	3.0×3.0×1.2	Sumida www.sumida.com
SD3112-4R7-R SD3112-6R8-R SD3112-100-R	4.7 6.8 10	0.8 0.68 0.55	0.246* 0.291* 0.446*	3.1×3.1×1.2	Cooper www.cooperet.com
EPL2014-472ML_ EPL2014-682ML_ EPL2014-103ML_	4.7 6.8 10	0.88 0.8 0.6	0.254 0.316 0.459	2.0×1.8×1.4	Coilcraft www.coilcraft.com

^{* =} Typical DCR

LINEAR TECHNOLOGY

The switching regulator input supply should be bypassed with a 2.2µF capacitor. Consult with capacitor manufacturers for detailed information on their selection and specifications of ceramic capacitors. Many manufacturers now offer very thin (<1mm tall) ceramic capacitors ideal for use in height-restricted designs. Table 2 shows a list of several ceramic capacitor manufacturers.

LOW DROPOUT LINEAR REGULATOR (LDO)

The LDO regulator supports a load of up to 150mA. The LDO takes power from the V_{INLDO} pin and drives the LDO output pin with the goal of bringing the LDO_FB feedback pin voltage to 0.8V. Usually, a resistor divider is connected between the LDO's output pin, feedback pin and ground, in order to close the control loop and program the output voltage. For stability, the LDO output must be bypassed to ground with at least a $1\mu F$ ceramic capacitor.

The LDO is enabled or disabled via the pushbutton interface. In cases where the LDO is disabled and the PowerPath is actively driving V_{OUT} , an internal pull-down resistor is switched in to help bring the output to ground. When the LDO is enabled, a soft-start circuit ramps its regulation point from zero to final value over a period of roughly 0.2ms, reducing the required V_{INLDO} inrush current.

The LDO has two input voltage requirements. The LDO's quiescent bias current is supplied through an internal connection to the USB PowerPath V_{OUT} pin. The LDO's power input is taken from the V_{INLDO} pin. For proper LDO operation, the V_{INLDO} pin must be connected to a voltage no greater than $V_{OUT}.$ For example, V_{INLDO} can be connected to $V_{OUT},$ or to the buck regulator output. Connecting V_{INLDO} to a voltage exceeding V_{OUT} may result in loss of regulation.

Output Voltage Programming

Figure 4 shows the LDO regulator application circuit. Program the LDO output voltage, V_{LDO} , by choosing R1 and R2 such that:

$$V_{LDO} = 0.8V \bullet \left(\frac{R1}{R2} + 1\right)$$




Figure 4. LDO Application Circuit

Standby Mode LDO Operation (STBY Pin High)

To reduce battery drain current in applications with a static memory keep-alive or other ultralow quiescent current state, the LDO may be placed into standby mode (together with the buck regulator). When the STBY pin is brought high, LDO bias current is reduced. Unlike the buck

regulator, the LDO's load capability remains unchanged. However, the LDO's transient response is slowed, as illustrated in Figure 5 and Figure 6.




Figure 5. LDO Load Step Response in Normal Operation




Figure 6. LDO Load Step Response in Standby Mode

VOUT UNDERVOLTAGE LOCKOUT (VOUT UVLO)

An undervoltage lockout circuit on the USB PowerPath V_{OUT} pin shuts down and prevents both the buck and the LDO from enabling when the V_{OUT} pin voltage drops below about 2.6V.

Buck Regulator UVLO Considerations

It is recommended that the buck regulator input supply (BVIN pin) be connected directly to the USB PowerPath output (V_{OUT} pin). With this connection, the V_{OUT} UVLO prevents the buck regulator from operating at low input supply voltages where loss of regulation or other undesirable operation may occur. In applications where the buck input is supplied from other than the V_{OUT} pin, other

measures should be taken to ensure that the buck is not operated outside the specified BVIN input supply range, as operation beyond this range is not guaranteed.

LDO Regulator UVLO Considerations

The LDO regulator's bias current is supplied via an internal connection to the USB PowerPath V_{OUT} pin. The V_{OUT} UVLO shuts down the LDO when V_{OUT} drops below about 2.6V in order to prevent the LDO from operating incorrectly due to too low a bias supply voltage.

The LDO power input pin, V_{INLDO} , can be driven with as little as 1.65V. There is, however, no UVLO to enforce this requirement. It is thus recommended that V_{INLDO} be tied to either the buck regulator output (programmed to regulate at least 1.65V), or to the USB PowerPath V_{OUT} pin, to ensure proper operation.

PUSHBUTTON INTERFACE

State Diagram/Operation

Figure 7 shows the LTC3553 pushbutton state diagram. The pushbutton state machine has a clock with a 1.82ms period.

Upon first application of power, V_{BUS} or BAT, an internal power on reset (POR) signal places the pushbutton circuitry into the power-down (PDN1) state. One second




Figure 7. Pushbutton State Diagram



after entering the PDN1 state the pushbutton circuitry will transition into the hard reset (HR) state.

In the HR state, all supplies are disabled. The PowerPath circuitry is placed in an ultralow quiescent state to minimize battery drain. If no external charging supply is present (V_{BUS}) then the ideal diode is shut down, disconnecting V_{OUT} from BAT to further minimize battery drain. The ultralow power consumption in the HR state makes it ideal for shipping or long term storage, minimizing battery drain.

The following events cause the state machine to transition out of HR into the power-up (PUP1) state:

ON input low for 400ms (PB400MS)

Application of external power (EXTPWR)

Upon entering the PUP1 state, the pushbutton circuitry will sequence up the buck and LDO regulators. The state of the SEQ pin determines which regulator is enabled before the other. If SEQ is low, the buck regulator is enabled first. If SEQ is high, the LDO regulator is enabled first. The second regulator is enabled once the feedback voltage of the first regulator nears regulation. The SEQ pin must be tied to either V_{OLIT} or ground.

The BUCK_ON and LDO_ON inputs are ignored in the PUP1 state. The state machine remains in the PUP1 state for five seconds. During the five seconds, the application's microprocessor, powered by the regulators, has time to boot and assert BUCK_ON and/or LDO_ON. Five seconds after entering the PUP1 state, the pushbutton circuitry automatically transitions into the power-on (PON) state.

In the PON state, the regulators can be enabled and shut down at any time by the BUCK_ON and LDO_ON pins. A high on BUCK_ON is needed to keep the buck enabled, and a high on LDO_ON is needed to keep the LDO enabled. To remain in the PON state, the application circuit must keep at least one of the BUCK_ON or LDO_ON inputs high, else the state machine enters the power-down (PDN2) state.

When BUCK_ON and LDO_ON are both low, or when V_{OUT} drops to its undervoltage lockout (V_{OUT} UVLO) threshold, the state machine will leave the PON state and enter the power-down (PDN2) state. In the power-down state (PDN2), both regulators are kept disabled regardless of the states

of the BUCK_ON and LDO_ON pins. The state machine remains in the power-down state for one second, before automatically entering the power-off (POFF) state. This one second delay allows all LTC3553 generated supplies time to power down completely before they can be re-enabled.

The same events used to exit the hard reset (HR) state are also used to exit the POFF state and enter the PUP2 state. The PUP2 state operates in the same manner as the PUP1 state previously described.

Both regulators remain powered up during the five second power-up (PUP1 or PUP2) period, regardless of the state of the BUCK_ON and LDO_ON inputs.

In either the HR or POFF states, if either the BUCK_ON or LDO_ON pin is driven high, the pushbutton circuitry directly enters the PON state, without passing through the power-up (PUP1 or PUP2) states. This is because by asserting logic high on the BUCK_ON or LDO_ON pins, the application has already told the LTC3553 exactly which regulator(s) to turn on, so there is no need for an intermediate PUP state in which both regulators are enabled for five seconds.

Starting from the HR state, bringing the BUCK_ON and/or LDO_ON pin(s) high enables the PowerPath, if it wasn't already enabled due to V_{BUS} power being available. This powers up the V_{OUT} pin from V_{BUS} or BAT. When the V_{OUT} voltage rises above the V_{OUT} UVLO threshold, the state machine transitions from the HR state into the PON state, allowing the selected regulator(s) to turn on.

The hard reset (HRST) event is generated by pressing and holding the pushbutton (\overline{ON} input low) for five seconds. For a valid HRST event to occur the button press must start in the PUP1, PUP2 or PON state, but can end in any state. If a valid HRST event is present in PON, PDN2 or POFF, then the state machine will transition to the PDN1 state and subsequently transition to the HR state one second later.

Debounced Pushbutton Output (PBSTAT)

In the PON, PUP1, and PUP2 states, the PBSTAT opendrain output pin outputs a debounced version of the $\overline{\text{ON}}$ pushbutton signal. $\overline{\text{ON}}$ must be held low for at least 50ms for the pushbutton interface to recognize it and cause



PBSTAT to go low. PBSTAT goes high impedance when \overline{ON} goes high, except the logic enforces a minimum pulse width of 50ms on PBSTAT.

In the HR, POFF, PDN1, and PDN2 states, PBSTAT remains high impedance regardless of the state of \overline{ON} .

Power-Up Via Pushbutton Press

Figure 8 shows the LTC3553 powering up through application of the external pushbutton. For this example the pushbutton circuitry starts in the POFF or HR state with a battery connected and both regulators disabled. Pushbutton application (\overline{ON} low) for 400ms transitions the pushbutton circuitry into the PUP state and powers up the buck followed by the LDO since the SEQ pin is low in this example. If either BUCK_ON or LDO_ON is low or goes low after the five second period the corresponding regulator(s) will be shut down. In the above example LDO_ON is low at the end of the five second period and therefore the LDO is disabled at the end of the five second period.

BAT 0

1
VBUS 0

PBSTAT 0

PBSTAT 0

LDO 0

LDO 0

LDO 0

LDO_ON 0

STATE POFF/HR | PUP2/PUP1 | PON

Figure 8. Power-Up via Pushbutton Press

The BUCK_ON and LDO_ON inputs can be driven via a $\mu P/\mu C$ or by one of the regulator outputs through a high impedance ($100k\Omega$ typical) to keep the bucks enabled as described above. PBSTAT does not go low on initial pushbutton application for power-up, but will go low with subsequent \overline{ON} pushbutton applications in the PUP1, PUP2 or PON states.

Power-Up Via Applying External Power

Figure 9 shows the LTC3553 powering up through application of external power (V_{BUS}). For this example the pushbutton circuitry starts in the POFF or HR state with a battery connected and both regulators disabled. 100ms after V_{BUS} application the pushbutton circuitry transitions into the PUP state and powers up the buck followed by the LDO. The 100ms delay time allows the applied supply to settle. The regulators will stay powered as long as their respective BUCK_ON and LDO_ON inputs are driven high before the five second PUP period is over. If either




Figure 9. Power-Up via Applying External Power

TINEAD

BUCK_ON or LDO_ON is low or goes low after the five second period the corresponding regulator(s) will be shut down. In the above example both pins are high at the end of the five second period and therefore both regulators continue to stay on at the end of the five second period.

The BUCK_ON and LDO_ON inputs can be driven via a μ P/ μ C or one of the regulator outputs through a high impedance (100k Ω typ) to keep the regulators enabled as described above.

Without a battery present, initial power application causes a power-on reset which puts the pushbutton circuitry in the PDN1 state and subsequently the HR state one second later. At this time, if a valid supply voltage is detected at the BUS pin (i.e., $V_{BUS} > V_{UVLO}$ and $V_{BUS} - V_{BAT} > V_{DUVLO}$), the pushbutton circuity immediately enters the PUP1 state. For this to work reliably, the BAT pin voltage must be kept well-behaved when no battery is connected. Ensure this

by bypassing the BAT pin to GND with an RC network consisting of a $100\mu F$ ceramic capacitor in series with 0.3Ω .

Power-Up Via Asserting the BUCK_ON or LDO_ON Pins

Figure 10 shows the LTC3553 powering up by driving BUCK_ON high. For this example the pushbutton circuitry starts in the POFF or HR state with a battery connected and all bucks disabled. Once BUCK_ON goes high, the pushbutton circuitry enters the PON state and the buck powers up. If LDO_ON is brought high at a later time, the LDO will power up. The pushbutton circuitry remains in the PON state.

Powering up via asserting the BUCK_ON or LDO_ON pins is useful for applications containing an always-on μ C that's not powered by the LTC3553 regulators. That μ C can power the application up and down for housekeeping and other activities not needing the user's control.




Figure 10. Power-Up via Asserting the BUCK_ON or LDO_ON Pins



Power-Down by De-Asserting Both BUCK_ON and LDO_ON

Figure 11 shows the LTC3553 powering down by μC/μP control. For this example the pushbutton circuitry starts in the PON state with a battery connected and both regulators enabled. The user presses the pushbutton $(\overline{ON} \text{ low})$ for at least 50ms, which generates a debounced, low impedance pulse on the PBSTAT output. After receiving the PBSTAT signal, the μC/μP software decides to drive both the BUCK ON and LDO ON inputs low in order to power down. After the last input goes low, the pushbutton circuitry will enter the PDN2 state. In the PDN2 state a one second wait time is initiated after which the pushbutton circuitry enters the POFF state. During this one second time, the \overline{ON} , BUCK ON and LDO ON inputs as well as external power application are ignored to allow all LTC3553 generated supplies to go low. Though the above assumes a battery present, the same operation would take place

BAT 0

V_{BUS} 0

Ton (PB) 0

PBSTAT 0

PBSTAT 0

μC/μP CONTROL

μC/μP CONTROL

μC/μP CONTROL

μC/μP CONTROL

μC/μP CONTROL

PDN2

PDFF

Figure 11. Power-Down via De-Assertion of BUCK_ON and LDO_ON

with a valid external supply (V_{BUS}) with or without a battery present.

Holding \overline{ON} low through the one second power-down period will not cause a power-up event at end of the one second period. The \overline{ON} pin must be brought high following the power-down event and then go low again to establish a valid power-up event.

UVLO Minimum Off-Time Timing (Low Battery)

Figure 12 assumes the battery is either missing or at a voltage below the V_{OUT} UVLO threshold, and the application is running via external power (V_{BUS}). A glitch on the external supply causes V_{OUT} to drop below the V_{OUT} UVLO threshold temporarily. This V_{OUT} UVLO condition causes the pushbutton circuitry to transition from the PON state to the PDN2 state. Upon entering the PDN2 state the regulators power down together.




Figure 12. UVLO Minimum Off-Time Timing

LINEAR TECHNOLOGY

In the typical case where the BUCK_ON and LDO_ON pins are driven by logic powered by the regulators, the BUCK_ON and LDO_ON pins would also go low, as depicted in Figure 12. If the external supply recovers after entering the PDN2 state such that V_{OUT} is no longer in UVLO, then the LTC3553 will transition back into the PUP2 state once the PDN2 one second delay is complete. Following the state diagram, the transition from PDN2 to PUP2 in this case actually occurs via a brief visit to the POFF state. During the brief POFF state, the state machine immediately recognizes that valid external power is available and transitions into the PUP2 state. Entering the PUP2 state will cause the buck and LDO to sequence up as described previously in the power-up sections.

Not depicted here, but in cases where the BUCK_ON or LDO_ON pin is driven by a supply other than the LDO or buck that remains high when entering the POFF state, then as per the state diagram in Figure 7, the pushbutton circuitry will enter the PON state once V_{OUT} is no longer in UVLO. Upon entering the PON state, the enabled regulator(s) will power up.

Note: If V_{OUT} drops too low (below about 1.9V) the LTC3553 will see this as a POR condition and will enter the PDN1 state rather than the PDN2 state. One second later the part will transition to the HR state. Under these conditions an explicit power-up event (such as a pushbutton press) may be required to bring the LTC3553 out of hard reset.

Hard Reset Timing

HARD RESET provides an ultralow power-down state for shipping or long term storage as well as a way to power down the application in case of a software lockup. In the case of software lockup, the user can hold the pushbutton $(\overline{ON} \text{ low})$ for five seconds and a hard reset event (HRST)

will occur, placing the pushbutton circuitry in the power-down (PDN1) state. At this point the regulators will be shut down. Following a one second power-down period the pushbutton circuitry will enter the hard reset state (HR).

Holding \overline{ON} low through the one second power-down period will not cause a power-up event at end of the one second period. \overline{ON} must be brought high following the power-down event and then go low again for 400ms to establish a valid power-up event, as shown in Figure 13.




Figure 13. Hard Reset via Holding ON Low for Five Seconds

Power-Up Sequencing

Figure 14 shows the actual power-up sequencing of the LTC3553 with the SEQ pin held low. The regulators are both initially disabled (OV). Once the pushbutton has been applied (ON low) for 400ms, the buck is enabled. The buck slews up and enters regulation. The actual slew rate is controlled by the soft start function of the buck in conjunction with output capacitance and load (see the Buck Regulator Operation section for more information). When the buck is within about 8% of final regulation, the LDO is enabled and slews up into regulation. The regulators in Figure 14 are slewing up with nominal output capacitors and noload. Adding a load or increasing output capacitance on any of the outputs will reduce the slew rate and lengthen the time it takes the regulator to achieve regulation.

Figure 15 shows how the regulator start-up sequence is reversed with the SEQ pin tied high.

LAYOUT AND THERMAL CONSIDERATIONS

Printed Circuit Board Power Dissipation

In order to be able to deliver maximum charge current under all conditions, it is critical that the Exposed Pad on the backside of the LTC3553 package is soldered to a ground plane on the board. Correctly soldered to a 2500mm^2 ground plane on a double-sided 1oz copper board, the LTC3553 has a thermal resistance (θ_{JA}) of

approximately 70°C/W. Failure to make good thermal contact between the Exposed Pad on the backside of the package and an adequately sized ground plane will result in thermal resistances far greater than 70°C/W.

The conditions that cause the LTC3553 to reduce charge current due to the thermal protection feedback can be approximated by considering the power dissipated in the part. For high charge currents the LTC3553 power dissipation is approximately:

$$P_D = (V_{BUS} - BAT) \cdot I_{BAT} + P_{D(REGS)}$$

where P_D is the total power dissipated, V_{BUS} is the supply voltage, BAT is the battery voltage, and I_{BAT} is the battery charge current. $P_{D(REGS)}$ is the sum of power dissipated on chip by the step-down switching regulators.

The power dissipated by the buck regulator can be estimated as follows:

$$P_{D(BUCK)} = (B_{OUTx} \cdot I_{OUT}) \cdot (100 - Eff)/100$$

Where B_{OUTx} is the programmed output voltage, I_{OUT} is the load current and Eff is the % efficiency which can be measured or looked up on an efficiency table for the programmed output voltage.

The power dissipated by the LDO regulator can be estimated using:

$$P_{D(LDO)} = (V_{INLDO} - V_{LDO}) \cdot I_{LDO}$$




Figure 14. Power-Up Sequencing with SEQ Low, Front Page Application Circuit




Figure 15. Power-Up Sequencing with SEQ High, Front Page Application Circuit

LINEAR TECHNOLOGY

where V_{INLDO} is the LDO input supply voltage, V_{LDO} is the LDO regulated output voltage, and I_{LDO} is the LDO load current.

Thus the power dissipated by all regulators is:

$$P_{D(REGS)} = P_{D(BUCK)} + P_{D(LDO)}$$

It is not necessary to perform any worst-case power dissipation scenarios because the LTC3553 will automatically reduce the charge current to maintain the die temperature at approximately 110°C. However, the approximate ambient temperature at which the thermal feedback begins to protect the IC is:

$$T_A = 110^{\circ}C - P_D \bullet \theta_{AA}$$

Example: Consider the LTC3553 operating from a wall adapter with 5V (V_{BUS}) providing 400mA (I_{BAT}) to charge a Li-lon battery at 3.3V (BAT). Also assume $P_{D(REGS)} = 0.3W$, so the total power dissipation is:

$$P_D = (5V - 3.3V) \cdot 400mA + 0.3W = 0.98W$$

The ambient temperature above which the LTC3553 will begin to reduce the 400mA charge current, is approximately:

$$T_A = 110^{\circ}C - 0.98W \cdot 70^{\circ}C/W = 41.4^{\circ}C$$

The LTC3553 can be used above 41.4°C, but the charge current will be reduced below 400mA. The charge current at a given ambient temperature can be approximated by:

$$P_D = (110 ^{\circ}C - T_A) / \theta_{JA} = (V_{BUS} - BAT) \bullet I_{BAT} + P_{D(REGS)}$$

Thus:

$$I_{BAT} = [(110^{\circ}C - T_A) / \theta_{JA} - P_{D(REGS)}]$$
$$(V_{RLIS} - BAT)$$

Consider the above example with an ambient temperature of 60°C. The charge current will be reduced to approximately:

$$I_{BAT} = [(110^{\circ}C - 60^{\circ}C) / 70^{\circ}C/W - 0.3W] / (5V - 3.3V)$$

 $I_{BAT} = (0.71W - 0.3W) / 1.7V = 241mA$

Printed Circuit Board Layout


When laying out the printed circuit board, the following list should be followed to ensure proper operation of the LTC3553:

- 1. The Exposed Pad of the package (Pin 21) should connect directly to a large ground plane to minimize thermal and electrical impedance.
- 2. The traces connecting the regulator input supply pins (BVIN and V_{INLDO}) and their respective decoupling capacitors should be kept as short as possible. The GND side of each capacitor should connect directly to the ground plane of the part. This capacitor provides the AC current to the internal power MOSFETs and their drivers. It is important to minimize inductance from this capacitor to the pin of the LTC3553. Connect BVIN to V_{OUT} and V_{INLDO} to its input supply through short low impedance traces.
- 3. The switching power trace connecting the SW pin to its inductor should be minimized to reduce radiated EMI and parasitic coupling. Due to the large voltage swing of the switching node, sensitive nodes such as the feedback nodes should be kept far away or shielded from the switching nodes or poor performance could result.
- 4. Connections between the buck regulator inductor and its output capacitor should be kept as short as possible. The GND side of the output capacitor should connect directly to the thermal ground plane of the part.
- Keep the feedback pin traces (BUCK_FB and LDO_FB)
 as short as possible. Minimize any parasitic capacitance
 between the feedback traces and any switching node
 (i.e., SW and logic signals). If necessary, shield the
 feedback nodes with a GND trace.
- 6. Connections between the LTC3553 PowerPath pins $(V_{BUS} \text{ and } V_{OUT})$ and their respective decoupling capacitors should be kept as short as possible. The GND side of these capacitors should connect directly to the ground plane of the part.




TYPICAL APPLICATIONS

USB PowerPath With Li-Ion Battery (NTC Qualified Charging)



TYPICAL APPLICATIONS

3-Cell Alkaline/Lithium With PowerPath (Charger Disabled)






PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

UD Package 20-Lead Plastic QFN (3mm × 3mm)

(Reference LTC DWG # 05-08-1720 Rev A)




RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED

> R = 0.20 TYP OR 0.25 × 45° R = 0.115TYP 19 20

PIN 1 NOTCH

BOTTOM VIEW—EXPOSED PAD



- NOTE:

 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
 2. DRAWING NOT TO SCALE
 3. ALL DIMENSIONS ARE IN MILLIMETERS

- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	9/10 PD package information removed and UD package information added to data sheet		1 to 16
		LTC3553EUD added and LTC3553EPD designated Obsolete in Order Information section	2
		Note 2 updated	6
		Pin 21 description updated	13
		Updated Related Parts	36
В	1/12	Updated the Block Diagram	14
		Updated State Diagram/Operation section	24
С	04/15	Changed θ_{JA} of package from 70°C/W to 58.7°C/W 2	



TYPICAL APPLICATION

USB PowerPath With Li-Ion Battery (NTC Qualified Charging), and LDO Regulator Driven by Buck Regulator



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC3455	Dual DC/DC Converter with USB Power Manager and Li-Ion Battery Charger	Seamless Transition Between Input Power Sources: Li-Ion Battery, USB and 5V Wall Adapter, 4mm × 4mm QFN-24 Package
LTC3456	2-Cell, Multioutput DC/DC Converter with USB Power Manager	Seamless Transition Between 2-Cell Battery, USB and AC Wall Adapter Input Power Sources, 4mm \times 4mm QFN-24 Package
LTC3554	4 Micropower USB Power Manager with Li-lon Charger and Dual Buck Regulators PMIC with 10μA Standby Mode Quiescent Current, Compact 3mm × 3mm × 0.55 20-Pin UTQFN Package	
LTC3557	USB Power Manager with Li-Ion Charger, Triple Step-Down DC/DC Regulators	Triple Step-Down Switching Regulators (600mA, 400mA, 400mA); 4mm × 4mm QFN-28 Package
LTC3559	USB Charger with Dual Buck Regulators	Adjustable, Synchronous Buck Converters, 3mm × 3mm QFN-16 Package
LTC4080	500mA Standalone Charger with 300mA Synchronous Buck	Charges Single-Cell Li-lon Batteries, Timer Termination + C/10, Thermal Regulation, Buck Output: 0.8V to V _{BAT} , Buck Input V _{IN} : 2.7V to 5.5V, 3mm × 3mm DFN-10 Package



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Battery Management category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

MP2602DQ-LF-P MP26053DQ-LF-Z MP2611GL-P NCP347MTAHTBG LM3658SD-AEV/NOPB MP2607DL-LF-P MP26121DQ-LF-P MP26123DR-LF-P MP2633GR-P BQ24212EVM-678 NCP1855FCCT1G MP2636GR-P FAN54063UCX MAX14680EWC+T MAX14634EWC+T DS2745U+T&R MAX14578EETE+T DS2781EVKIT+ DS2781E+T&R MP2605DQ-LF-P DS2710G+T&R MAX17040G+T MAX14525ETA+T MP2615GQ-P MAX14578EEWC+T LC05132C01NMTTTG MAX8971EWP+T MAX14630EZK+T MAX1873TEEE+T PSC5415A AUR9811DGD SN2040DSQR DS2715BZ+T&R MAX1508ZETA+T MAX14921ECS+T MAX77301EWA+T BD8668GW-E2 MAX16024PTBS+T DS2715Z+T&R MAX16024LTBZ18+T DS2782E+T&R DS2782G+T&R MAX1908ETI+T ISL95522IRZ ISL95522HRZ ARD00558 NCP4371AAEDR2G BD8665GW-E2 MAX8934EETI+T