

130-dB, 32-Bit High-Performance DAC with Integrated Headphone Driver and Impedance Detection


System Features

- Enhanced $\Delta\Sigma$ oversampling DAC architecture
 - 32-bit resolution
 - Up to 384-kHz sampling rate
 - Low clock jitter sensitivity
 - Auto mute detection
- Integrated high performance, ground-centered stereo headphone outputs
 - 130-dB dynamic range (A-weighted)
 - –115-dB total harmonic distortion + noise (THD+N)
 - 110-dB interchannel isolation
 - Up to 2-V_{rms} stereo output
 - Headphone power output
 - 30 mW per channel into 32 Ω
 - 5 mW per channel into 600 Ω
- · Headphone detection
 - Headphone DC and AC impedance measurement
 - Headphone plug-in detection
 - Popguard® technology eliminates pop noise
- Integrated PLL
 - Support for 11.2896-/22.5792-, 12.288-/24.576-, 9.6-/ 19.2-, 12-/24-, and 13-/26-MHz system MCLK rates
 - Reference clock sourced from XTI/MCLK pin
 - System clock output
- · Mono Mode (differential) support
- I²C control—up to 1 MHz
- Wideband Flatness Mode Support

- Direct Stream Digital (DSD®) path
 - Up to 256•Fs DSD
 - Patented DSD processor
 - On-chip 50-kHz filter to meet Scarlet Book Super Audio Compact Disk (SACD) recommendations
 - Matched PCM and DSD analog output levels
 - Nondecimating volume control with 0.5-dB step size and soft ramp
 - DSD and Pulse-code modulation (PCM) mixing for alerts
 - Dedicated DSD and DoP pin interface
- · Serial audio input path
 - Programmable Hi-Fi digital filter
 - Five selectable digital filter responses
 - Low-latency Mode minimizes pre-echo
 - 110 dB of stopband attenuation
 - Supports sample rates from 32 to 384 kHz
 - I²S, right-justified, left-justified, TDM, and DSD-over-PCM (DoP) interface
 - Master or slave operation
 - Volume control with 0.5-dB step size and soft ramp
 - 44.1 kHz deemphasis and inverting feature
- · Alternate headphone input
- 40-pin 5mm × 5mm QFN or 42-ball CSP package options

Applications

 Smart phones, tablets, portable media players, laptops, digital headphones, powered speakers, AVR, home theater systems, Blu-ray/DVD/SACD players, and pro audio





General Description

The CS43131 is a high-performance, 32-bit resolution, stereo audio DAC that supports up to 384-kHz sampling frequency with integrated low-noise ground-centered headphone amplifiers. The advanced 32-bit oversampled multibit modulator with mismatch shaping technology eliminates distortion due to on-chip component mismatch. Proprietary digital-interpolation filters support five selectable filter responses with pseudo-linear phase and ultralow latency to minimize pre-echos and ringing artifacts. An on-chip programmable filter is available for further response customization. Other features include volume control with 0.5-dB steps, wideband flatness mode support, and digital deemphasis for 44.1-kHz sample rate.

The integrated ground-centered stereo headphone amplifiers are capable of delivering more than 30 mW into $32-\Omega$ load or 5 mW into $600-\Omega$ load per channel at full performance. It is also capable of generating 2 V_{rms} on a $600-\Omega$ load. Proprietary headphone impedance detection enables wide-band impedance detection for further digital post-processing. An internal stereo audio switch with true bypass supports an alternate analog input path for interfacing with external audio sources to minimize the overall bill-of-materials cost and PCB area.

The patented on-chip DSD processor preserves audio integrity by allowing signal processing such as volume control and 50-kHz Scarlet Book recommended filtering to be applied directly to the DSD stream without an intermediate decimation stage. Additional features like volume matching and channel mixing enable seamless transition between DSD and PCM playback paths.

The CS43131 accepts I²S, right-justified, left-justified, and TDM-format PCM data at sample rates from 32 to 384 kHz. The industry-standard high-speed I²C interface capable of up to 1-MHz operation provides easy configuration control. An integrated PLL allows for maximum clocking flexibility in any system. Popguard® technology eliminates output transients upon power-up or power-down events.

The CS43131 is available in a commercial-grade 42-ball WLCSP or 40-pin QFN package for operation from –10°C to +70°C.



Table of Contents

I Pin Assignments and Descriptions4	5 Applications	3
1.1.40-Pin QFN (Top-Down, Through-Package View) 4	5.1 PLL Clocking	3:
1.1 40-Pin QFN (Top-Down, Through-Package View)	5.2 Power Sequencing	Š
1.2 To Dail Victor (Top down, Throught ackage Vicw) 6	5.3 Crystal Tuning	ر د
1.3 Pin Descriptions	5.4 Alert Mixing Shutdown	٠,
1.4 Electrostatic discharge (ESD) Protection Circuity	5.4 Aleit Mixing Shuldowii	<u>ر</u>
2 Typical Connection Diagram	5.5 Enable/Disable Alternate Headphone Path (HPINx)6)4
3 Characteristics and Specifications		5
Table 3-1. Parameter Definitions	5.7 Headphone Power-Up Sequence	3(
Table 3-2. Recommended Operating Conditions12	5.8 Power-Down Sequence in External VCPFILT Mode6	3.
Table 3-3. Absolute Maximum Ratings	5.9 Enabling and Disabling NOS Filter	39
Table 3-4. Analog Output Characteristics (HV_EN = 1)13	5.10 Sequence for Using PCM Invert Bits	7(
Table 3-5. Analog Output Characteristics (HV_EN = 0)15	5.11 Sequences for Using the PCM Channel Swap Bit 7	7
Table 3-6. Wideband Flatness Mode Analog Output	5.12 Sequences for Enabling and Disabling Mono Mode	
Characteristics	for PCM Playback	7
Table 3-7. Headphone Load Measurement	5.13 Example Sequences	7
Table 3-8. Alternate Headphone Path		٠.
Table 3-0. Allerhate fleauphone Fall	C Degister Oviet Deference	<i>)</i> ;
Table 3-9. Combined DAC Digital, On-Chip Analog and	6 Register Quick Reference	יי
HPOUTx Filter Characteristics		ال
Table 3-10. Combined DAC Digital, On-Chip Analog and	6.2 PLL Registers)(
HPOUTx Filter Characteristics (Wideband Flatness Mode)	6.3 ASP and XSP Registers	
Table 3-11. DAC High-Pass Filter (HPF) Characteristics 21	6.4 DSD Registers);
Table 3-12. DSD Combined Digital and On-Chip Analog Filter	6.5 Headphone and PCM Registers)
Response	6.6 Interrupt Status and Mask Registers	12
Table 3-13. Digital Interface Specifications and Characteristics 22	7 Register Descriptions11	1:
Table 3-14. CLKOUT Characteristics	7.1 Global Registers	1:
Table 3-15. PLL Characteristics	7.2 PLL Registers	16
Table 3-16. Crystal Characteristics	7.3 ASP and XSP Registers	1 9
Table 3-17. Power-Supply Rejection Ratio (PSRR)	7.3 AOF dilu AOF Registers	10
Characteristics	7.4 DSD Registers	<u>~'</u>
Characteristics	7.5 Headphone and PCM Registers	۲.
Table 3-18. DC Characteristics		34
Table 3-19. Power Consumption	8 PCB Layout Considerations14	Į(
Table 3-20. Serial-Port Interface Characteristics 24		
Table 3-21. DSD Switching Characteristics	8.2 Grounding	4(
Table 3-22. I ² C Slave Port Characteristics	8.3 HPREFA and HPREFB Routing	4(
4 Functional Description28	8.4 QFN Thermal Pad	4(
4.1 Overview		
4.2 Analog Outputs		
4.3 Class H Amplifier Output		
4.4 Alternate Headphone Inputs	10.1 40-Pin QFN Package Dimensions	É
4.5 Headphone Presence Detect and Output Load Detection 38	10.2 42-Ball WLCSP Package Dimensions	ر ج
)' - I
4.6 Clocking Architecture		
		2
4.8 Filtering Options	13 References	
4.9 Audio Šerial Port (ASP)	14 Revision History	5
4.10 DSD Interface		
4.11 DSD and PCM Mixing		
4.12 Standard Interrupts		
4.13 Control Port Operation		
4.14 Programmable Filter		



1 Pin Assignments and Descriptions

1.1 40-Pin QFN (Top-Down, Through-Package View)




Figure 1-1. Top-Down (Through-Package) View—QFN 40-Pin Diagram



1.2 42-Ball WLCSP (Top-down, Through-Package View)




Figure 1-2. Top-Down (Through-Package) View—42-Ball WLCSP Package



1.3 Pin Descriptions

Table 1-1. Pin Descriptions

	Pin #	Ball	Power Supply	I/O	Pin Description	Internal Connection	Digital I/O Driver	Digital I/O Receiver
					Digital I/O			
ADR	30	C2	VL	ı	Address Bit (I ² C). In I ² C Mode, ADR is a chip address pin.	_		
CLKOUT	33	B2	VL		CLK Output. Single-ended clock output sourced from PLL or buffered crystal.	Weak pull-down	CMOS output	_
SCLK1	34	A2	VL		Serial Audio Input Bit Clock 1. Serial bit clock for audio data on the SDIN pins.	Weak pull-down	CMOS output	Hysteresis on CMOS input
LRCK1	38	В3	VL	I/O	Serial Audio Input Left/Right Clock. Word-rate clock for the audio data on the SDIN pins.	Weak pull-down	CMOS output	Hysteresis on CMOS input
SDIN1	2	A6	VL	I	Serial Audio Input Data Port. Audio data serial input pin 1.	Weak pull-down	_	Hysteresis on CMOS input
DSDA/ SDIN2	40	A5	VL	I	DSD Data Input A/Serial Data In 2. DSD audio or PCM audio data serial input pin 2.	Weak pull-down	_	Hysteresis on CMOS input
DSDB/ LRCK2	29	C1	VL		DSD Data Input B/Serial Audio Input Left/Right Clock 2. DSD audio data serial input pin or word rate clock for the audio data on the SDIN2 pin.	Weak pull-down	CMOS output	Hysteresis on CMOS input
DSDCLK/ SCLK2	32	B1	VL	I/O	DSD Clock Input/Serial Audio Input Bit Clock 2. DSD clock input. Serial bit clock for audio data on the SDIN2 pin.	Weak pull-down	CMOS output	Hysteresis on CMOS input
ĪNT	27	C5	VP	0	Interrupt. When pulled up, works as system interrupt pin. Open drain, active low programmable.	_	CMOS open-drain output	_
RESET	28	C4	VP	I	System Reset. The device enters system reset when enabled.	_	_	Hysteresis on CMOS input
SDA	39	B4	VL	I/O	Serial Control Data I/O (I²C). In I²C Mode, SDA is the control I/O data line.	_	CMOS open-drain output	Hysteresis on CMOS input
SCL	1	B5	VL	I	Software Clock (I²C). Serial control interface clock used to clock control data bits into and out of the CS43131.	_	_	Hysteresis on CMOS input
XTI/MCLK	37	A4	VL	I	Crystal/Oscillator Input/MCLK In. Crystal or digital clock input for the master clock.	Weak pull-down	_	Hysteresis on CMOS input
XTO	36	А3	VL	0	Crystal/Oscillator Output. Crystal output.	Weak pull-down	CMOS output	_
					Analog I/O			
FILT+ FILT-	5 6	D4 D5	VA	0	Positive/Negative Voltage Reference. Positive/negative reference voltage for DAC.	_	_	_
HP_ DETECT	22	F4	VP	I	Headphone Detect. Can be configured to be debounced on unplugged and plugged events before it is presented as a noninterrupt status bit (HPDETECT).	_	Hi-Z	_
HPINB HPINA	15 12	F3 G5	VCP_ FILT±	I	Headphone Audio Input. For interfacing low power audio source, an alternate analog input path for the headphone output. Refer to analog specification table for full-scale input level.	Weak pull-down	_	_
HPOUTB HPOUTA	16 14	G3 G4	VCP_ FILT±	0	Headphone Audio Output. Refer to analog specification table for full-scale output level.	_	_	_
HPREFB HPREFA	17 13	E3 E4	VCP_ FILT±	I	Headphone Output Reference. Reference for headphone amplifier and detect.	_	_	_
					Power Supplies 🅢			
VL	31	A1	N/A	ı	Logic Power. Input/Output power supply, typically +1.8 V.			
VD	4	C6	N/A	I	Internal Digital Power. Internal digital power supply, typically +1.8 V.	_	_	_
VA	7	D6	N/A	ı	Analog Power. Power supply for the internal analog section.	_	_	_



Table 1-1. Pin Descriptions (Cont.)

Pin Name	QFN Pin #	WLCSP Ball	Power Supply	I/O	Pin Description	Internal Connection	Digital I/O Driver	Digital I/O Receiver
VCP	25	D2	N/A	I	Charge Pump Supply. Provides charge pump voltage to the headphone Class H analog output circuit.	_	_	_
VP	26	D1	N/A	I	Battery supply . Provides voltage to the headphone Class H circuit.	_	_	_
					Ground 🛑			
GNDD	35	C3	N/A	I	Digital and I/O Ground. Ground for the I/O and core logic. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.	_	_	_
GNDA	8	E5	N/A	I	Analog Ground. Ground reference for the internal analog section. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.	_	_	_
GNDCP	19	F2	N/A	I	Charge Pump Ground. Ground reference for the charge pump section. GNDA, GNDCP, and GNDD must be connected to a common ground area under the chip.	_	_	_
					Charge Pump 🦄			
VCP_FILT+	21	E2	VCP/	I/O	Inverting Charge Pump Filter Connection. Power supply from	_	_	_
VCP_FILT-	18	G2	VP ¹		the inverting charge pump that provides the positive/negative rail for the analog output. When operating in external VCP_FILT mode, these pins can directly take in supply voltage.			
-VA	9	E6	VA	0	VA Negative Charge Pump Output. Negative charge pump output for DAC rail. It is derived from VA.	_	_	_
FLYP_VA	10	F6	VA	0	-VA Charge Pump Cap Positive/Negative Node. Positive/	_	_	_
FLYN_VA	11	G6			negative nodes for the DAC negative charge pump's flying capacitor.			
FLYP_VCP	24	E1	VCP/ VP ¹	0	-VCP Charge Pump Cap Positive Node. Positive node for the analog output negative charge pump's flying capacitor.	_	_	_
FLYC_VCP	23	F1	VCP/ VP ¹	0	-VCP Charge Pump Cap Center Node. Center node for the analog output negative charge pump's flying capacitor.	_	_	_
FLYN_VCP	20	G1	VCP_ FILT±	0	-VCP Charge Pump Cap Negative Node. Negative node for the analog output negative charge pump's flying capacitor.	_	_	_
					Test			
TSO	3	B6	N/A	I/O	Test Output.		_	
TSI		D3, F5			Test Input.			

^{1.}The power supply is determined by ADPT_PWR setting (see Section 4.3.1). VP is used if ADPT_PWR = 001 (VP_LDO Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode).



1.4 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS43131 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.

Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GND), as well as the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.




Figure 1-3. Composite ESD Topology


Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

Table 1-2. ESD Domains

ESD Domain	Signal Name (See * in Topology Figures for Pad)	Topology
VL/GNDD	ADR	
	DSDCLK/SCLK2	
	SCL	VL
	SDA	
	DSDB/LRCK2	⊥ ★ ★
	DSDA/SDIN2	♦
	SDIN1	GNDD \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	LRCK1	
	SCLK1	★
	CLKOUT	
	XTI/MCLK	Substrate
	XTO	



Table 1-2. ESD Domains (Cont.)





2 Typical Connection Diagram




Figure 2-1. Typical Connection Diagram






Figure 2-2. Typical Connection Diagram (Mono Mode)

Note:

1. The value for $R_{P\ l}$ can be determined by the interrupt pin specification in Table 3-13.



3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

Table 3-1. Parameter Definitions

Parameter	Definition
Dynamic range	The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a –60-dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17–1991, and the Electronic Industries Association of Japan, EIAJ CP–307. Dynamic range is expressed in decibel units.
Gain drift	The change in gain value with temperature, expressed in ppm/°C units.
Idle channel noise	The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.
Interchannel gain mismatch	The gain difference between left and right channel pairs. Interchannel gain mismatch is expressed in decibel units.
Interchannel phase mismatch	The phase difference between left and right channel pairs at 997-Hz sine wave input. Interchannel phase mismatch is expressed in degree units (with respect to 997-Hz sine wave input).
Interchannel isolation	A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.
Load resistance and capacitance	The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.
Output offset voltage	The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out of the headphone amplifier, the headphone amplifier is ON.
Total harmonic distortion + noise (THD+N)	The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz) relative to the rms value of the signal. THD+N is measured at –1 and –20 dBFS for the analog input and at 0 and –20 dB for the analog output, as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.
Turn-on time	Turn-on time is measured from when the PDN_HP = 0 ACK signal is received to when the signal appears on the HP output.

Table 3-2. Recommended Operating Conditions

Test conditions (unless otherwise specified): GNDD = GNDA= GNDCP = 0 V, all voltages with respect to ground.

	Parameters	1	Symbol	Minimum	Maximum	Units
DC power supply	Analog		VA	1.66	1.94	V
	Charge pump		VCP	1.66	1.94	V
	Filtered charge pump ²	EXT_VCPFLT = 1	VCP_FILT+	2.85	3.15	V
			VCP_FILT-	-3.15	-2.85	V
	Battery supply	HV_EN = 0, EXT_VCPFILT = 0 HV_EN = 1, EXT_VCPFILT = 0 EXT_VCPFILT = 1		3.0 3.3 3.3	5.25 5.25 5.25	V V V
	Digital Interface		VL	1.66	1.94	V
	Digital Internal		VD	1.66	1.94	V
External voltage applied to pin 3,4		HP_DETECT pin VCP_FILT± domain pins ⁵ VL domain pins VA domain pins VP domain pins	V _{VCPF} V _{VL} V _{VA}	-0.3 - VCP_FILT- -0.3 - VCP_FILT- -0.3 -0.3 -0.3	VP + 0.3 0.3 + VCP_FILT+ VL + 0.3 VA + 0.3 VP + 0.3	V V V V
Ambient temperatu	ire		T _A	-10	+70	°C

^{1.} Device functional operation is guaranteed within these limits. Functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

2.If +1dB_EN = 1, the minimum VCP_FILT+ voltage becomes 3.0 V, and the maximum VCP_FILT- voltage becomes -3.0 V.

^{3.} The maximum over/undervoltage is limited by the input current.

^{4.} Table 1-1 lists the power supply domain in which each CS43131 pin resides.

^{5.}VCP FILT± is specified in Table 3-18.



Table 3-3. Absolute Maximum Ratings

Test conditions (unless otherwise specified): GNDD = GNDA= GNDCP = 0 V; all voltages with respect to ground.

Parameters		Symbol	Minimum	Maximum	Units
DC power supply	Analog	VA	-0.3	2.33	V
	Battery	VP	-0.3	6.3	V
	Charge pump	VCP	-0.3	2.33	V
	Filtered charge pump (positive)	VCP_FILT+	-0.3	3.3	V
	Filtered charge pump (negative)	VCP_FILT-	-3.3	0.3	V
	Digital interface	$\overline{V}L$	-0.3	2.33	V
	Digital internal	VD	-0.3	2.33	V
Input current ¹		I _{in}	_	±10	mA
Ambient operating temperature (power applied)		T _A	- 50	+115	°C
Storage temperature		T _{stg}	-65	+150	°C

Caution: Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3-2, "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3-4. Analog Output Characteristics (HV_EN = 1) 1

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 1; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz-20 kHz; ASP_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, PLUS_1DB = 0, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Process	or Mode Parameter ^{2,3,4}		Minimum	Typical	Maximum	Units
HPOUTx	Dynamic range	24-bit, 32-bit, DSD	A-weighted		130	_	dB
$R_L = 10 \text{ k}\Omega$	(defined in Table 3-1)		Unweighted		127	_	dB
$C_L = 200 \text{ pF}$		16-bit	A-weighted		97	_	dB
OUT_FS = 11			Unweighted	88	94	_	dB
Volume = 0 dB	THD+N	24-bit, 32-bit	0 dB	_	–115	-109	dB
+1dB_EN = 0,5	(defined in Table 3-1)		–20 dB	_	–97	_	dB
unless otherwise specified			–60 dB	_	-67	– 61	dB
opeomed .		16-bit	0 dB	_	-94	-88	dB
			–20 dB	_	-74	_	dB
			–60 dB	_	-34	-28	dB
		DSD	0 dB	_	-108	-101	dB
			-20 dB	_	-97	_	dB
			–60 dB	_	-67	-61	dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		_	0.55	_	μV
	Full-scale output voltage				4.90	5.14	Vpp
	Interchannel isolation ⁶ (defined in Table 3-1)	217 Hz 1 kHz 20 kHz	_ _ _	120 120 100	_ _ _	dB dB dB
HPOUTx $R_L = 10 \text{ k}\Omega$	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD	0 dB	_	-105	_	dB
C_ = 200 pF OUT_FS = 11 Volume = 0 dB +1dB_EN = 1, unless otherwise specified	Full-scale output voltage			5.42	5.70	5.99	Vpp

^{1.} Any pin except supplies and HPINx. Transient currents of up to ±100 mA on the analog input pins do not cause SCR latch-up.



Table 3-4. Analog Output Characteristics (HV_EN = 1) 1 (Cont.)

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 1; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz-20 kHz; ASP_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, PLUS_1DB = 0, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Process	sor Mode Parameter ^{2,3,4}		Minimum	Typical	Maximum	Units
HPOUTx R _L = 600 Ω C _L = 200 pF OUT_FS = 11	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD 16-bit	A-weighted Unweighted A-weighted	124 121 91 88	130 127 97	_ _ _	dB dB dB
Volume = 0 dB +1dB_EN = 0,	THD+N	24-bit, 32-bit	Unweighted 0 dB	_	94 –115		dB dB
unless otherwise specified	(defined in Table 3-1)	16-bit	–20 dB –60 dB 0 dB –20 dB		–97 –67 –94 –74	-61 -88	dB dB dB dB
		DSD	-20 dB -60 dB 0 dB -20 dB -60 dB	 - -	-74 -34 -108 -97 -67	-28 -101 - -61	dB dB dB dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		_	0.55	_	μV
	Full-scale output voltage			4.66	4.90	5.14	Vpp
	Output power			_	5		mW
	Interchannel isolation (d	defined in Table 3-1)	217 Hz 1 kHz 20 kHz		120 120 100		dB dB dB
HPOUTx $R_L = 600 \Omega$	THD+N (defined in Table 3-1)	24-bit, 32-bit, DSD	0 dB	_	-105	_	dB
C _L = 200 pF OUT_FS = 11	Full-scale output voltage				5.70	5.99	Vpp
Volume = 0 dB +1dB_EN = 1, unless otherwise specified	Output power			_	6.8	_	mW
Other characteristics	Interchannel gain mism	atch (defined in Table 3-1)			±0.1		dB
for HPOUTx	Interchannel phase mis	match (defined in Table 3-1)			_	±0.01	0
	Output offset voltage: M	fute (defined in Table 3-1)		_	±50	±100	μV
	Gain drift (defined in Ta	ble 3-1)		_	±100	_	ppm/°C
	Load resistance (R _L)			600			Ω
	Load capacitance (C _L)			_	_	1	nF
	Turn-on time (defined in	Table 3-1)		_	_	12	ms
	Click/pop during PDN_I	HP enable or disable	A-weighted	_	±50	±100	μV

^{1.} This table also applies to external VCP_FILT supply mode: CS43131 power up procedure is per description in Section 5.13.1; EXT_VCPFILT = 1; VCP_FILT+ and VCP_FILT- comply to Table 3-2 when EXT_VCPFILT = 1; in this mode, HV_EN must be set to 1.

^{2.} One LSB of triangular PDF dither is added to PCM data.

^{3.} Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

^{4.}DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.

^{5.} The volume must be configured as indicated to achieve specified output characteristics.



6. Output test configuration. Symbolized component values are specified in the test conditions.




Table 3-5. Analog Output Characteristics (HV_EN = 0) 1

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 0; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz-20 kHz; ASP_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Process	or Mode Parameter 2,3,4		Minimum	Typical	Maximum	Units
HPOUTx; R_L = 10 $k\Omega$ C_L = 200 pF OUT_FS = 10 Volume = 0 dB. ⁵	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD 16-bit	A-weighted Unweighted A-weighted Unweighted	122 119 91 88	128 125 97 94	_ _ _	dB dB dB dB
unless otherwise specified	THD+N (defined in Table 3-1)	24-bit, 32-bit 16-bit	0 dB -20 dB -60 dB 0 dB		-113 -95 -65 -94	-107 -59 -88	dB dB dB dB
		DSD	-20 dB -60 dB 0 dB -20 dB -60 dB	 - -	-74 -34 -109 -95 -65		dB dB dB dB dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		ı	0.55	_	μV
	Full-scale output voltage				3.96	4.16	Vpp
	Interchannel isolation ⁶	(defined in Table 3-1)	217 Hz 1 kHz 20 kHz		120 120 100		dB dB dB
HPOUTx; R_L = 600 Ω C_L = 200 pF OUT_FS = 10	Dynamic range (defined in Table 3-1)	24-bit, 32-bit, DSD 16-bit	A-weighted Unweighted A-weighted Unweighted	122 119 91 88	128 125 97 94		dB dB dB dB
Volume = 0 dB, unless otherwise specified	THD+N (defined in Table 3-1)	24-bit, 32-bit 16-bit	0 dB -20 dB -60 dB 0 dB -20 dB		-113 -95 -65 -94 -74	-107 -59 -88	dB dB dB dB
		DSD	-20 dB -60 dB 0 dB -20 dB -60 dB		-74 -34 -109 -95 -65	 _28 _103 _59	dB dB dB dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD			0.55	_	μV
	Full-scale output voltag	Full-scale output voltage			3.96	4.16	Vpp
	Output power			_	3.3	_	mW
	Interchannel isolation ⁶	(defined in Table 3-1)	217 Hz 1 kHz 20 kHz	_ _ _	120 120 100	_ _ _	dB dB dB




Table 3-5. Analog Output Characteristics (HV_EN = 0) 1 (Cont.)

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 0; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz-20 kHz; ASP_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	PCM and DSD Process	or Mode Parameter ^{2,3,4}		Minimum	Typical	Maximum	Units
HPOUTx;	Dynamic range	24-bit, 32-bit, DSD	A-weighted	119	125	_	dB
$R_L = 32 \Omega$	(defined in Table 3-1)		Unweighted	116	122	_	dB
C _L = 200 pF OUT_FS = 01		16-bit	A-weighted	91	97	_	dB
Volume = 0 dB,			Unweighted	88	94	_	dB
unless otherwise	THD+N	24-bit, 32-bit	0 dB	_	-110	-104	dB
specified	(defined in Table 3-1)		–20 dB –60 dB	_	–92 –62	 _56	dB dB
		16-bit	0 dB	_	-94	-88	dB
			-20 dB	_	-74	_	dB
			–60 dB	_	-34	-28	dB
		DSD	0 dB –20 dB	_	–106 –92	-96	dB dB
			–20 dB –60 dB	_	-92 -62	 _56	dВ
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		_	0.55	_	μV
	Full-scale output voltage	9		2.68	2.81	2.96	Vpp
	Output power			_	30.8	_	mW
	Interchannel isolation 6(defined in Table 3-1)	217 Hz	_	110	_	dB
	The condition (delined in Table 6 1)	1 kHz	_	105	_	dB
			20 kHz	_	90	_	dB
HPOUTx;	Dynamic range	24-bit, 32-bit	A-weighted	113	119	_	dB
$R_L = 16 \Omega$	(defined in Table 3-1)		Unweighted	110	116	_	dB
C _L = 200 pF OUT_FS = 00		16-bit	A-weighted	89 86	95 92	_	dB dB
Volume = 0 dB,			Unweighted	80		_	
unless otherwise	THD+N (defined in Table 3-1)	24-bit, 32-bit	0 dB –20 dB	_	–100 –86	-94	dB dB
specified	(delined in Table 5-1)		-60 dB	_	-56	 _50	dB
		16-bit	0 dB	_	-94	-88	dB
			–20 dB	_	-74	_	dB
		DSD	–60 dB	_	-34 400	-28	dB
		D2D	0 dB –20 dB	_	–100 –86	-94 	dB dB
			–60 dB	_	–56	-50	dB
	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit, DSD		_	0.55	_	μV
	Full-scale output voltage	Э		1.34	1.41	1.48	Vpp
	Output power			_	15.6	_	mW
	Interchannel isolation 6	(defined in Table 3-1)	217 Hz	_	105	_	dB
			1 kHz	_	100	_	dB
			20 kHz	_	85	_	dB
Other characteristics for HPOUTx		atch (defined in Table 3-1)		_	±0.1	_	dB °
	· · · · · · · · · · · · · · · · · · ·	match (defined in Table 3-1)				±0.01	
		ute (defined in Table 3-1)		_	±50	±100	μV
	Gain drift (defined in Tal	ole 3-1)			±100	_	ppm/°C
	Load resistance (R _L)			16	_	_	Ω
	Load capacitance (C _L)					1	nF
	Turn-on time (defined in					12	ms
	Audio latency after RES				_	22	ms
	Click/pop during PDN_h	HP enable or disable	A-weighted	_	±50	±100	μV



- 1. This table also applies to external VCP_FILT supply mode: CS43131 power up procedure as described in Section 4.3.5; EXT_VCPFILT=1; VCP_FILT+ and VCP_FILT- comply to Table 3-2 when EXT_VCPFILT = 1; in this mode, HV_EN must be set to 1.
- 2. One LSB of triangular PDF dither is added to PCM data.
- 3. Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.
- 4.DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.
- 5. The volume must be configured as indicated to achieve specified output characteristics.
- 6.HP output test configuration. Symbolized component values are specified in the test conditions.



7.With I²C normal speed mode and 22.5792-MHz XTAL used as MCLK source, this specification is measured from reset released to when the audio signal appears on the output per power-up sequence listed in Section 5.13.1. PCM_SZC should be set to Immediate (PCM_SZC = 00) to hear audio at 20 ms after startup.

Table 3-6. Wideband Flatness Mode Analog Output Characteristics 1

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–90 kHz; ASP_SPRATE = 0110 (LRCK = 192-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	Wideband Flatness	Mode Parameter ^{2,3}		Minimum	Typical	Maximum	Units
$\begin{array}{l} \text{HPOUTx} \\ \text{R}_L = 600 \ \Omega \\ \text{C}_L = 200 \ \text{pF} \\ \text{OUT_FS} = 11 \\ \text{Volume} = 0 \ \text{dB} \\ \text{+1dB} \ \ \text{EN} = 0 \end{array}$	Dynamic range (defined in Table 3-1)	24-bit, 32-bit	A-weighted	122	128	_	dB
	THD+N (20 Hz–20 kHz, defined in Table 3-1)	24-bit, 32-bit	0 dB -20 dB -60 dB		–112 –97 –67	-106 -61	dB dB dB
HV_EN = 1, unless otherwise specified	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit		_	0.69	_	μV
	Full-scale output voltage			4.66	4.90	5.14	Vpp
	Output power	_	5	_	mW		
	Interchannel isolation (de	efined in Table 3-1)	217 Hz 1 kHz 20 kHz		120 120 110	_ _ _	dB dB dB
HPOUTX $R_L = 600 \Omega$	THD+N (20 Hz–20 kHz, defined in Table 3-1)	24-bit, 32-bit	0 dB	_	-105	-99	dB
C _L = 200 pF OUT FS = 11	Full-scale output voltage			5.42	5.7	5.99	Vpp
Volume = 0 dB +1dB_EN = 1 HV_EN = 1, unless otherwise specified	Output power			_	6.8	_	mW



Table 3-6. Wideband Flatness Mode Analog Output Characteristics ¹ (Cont.)

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–90 kHz; ASP_SPRATE = 0110 (LRCK = 192-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

	Wideband Flatness	Mode Parameter ^{2,3}		Minimum	Typical	Maximum	Units
$R_L = 32 \Omega$ (defined $C_L = 200 \text{ pF}$	Dynamic range (defined in Table 3-1)	24-bit, 32-bit	A-weighted	117	123	_	dB
Volume = 0 dB HV_EN = 0, unless otherwise specified	Dynamic range (MCLK = 19.2 MHz, MCLK_SRC_SEL = 01, MCLK_INT = 1)	24-bit, 32-bit (DRE_EN = 1) 24-bit, 32-bit (DRE_EN = 0)	A-weighted Unweighted A-weighted Unweighted	115 88 94 64	121 94 100 70	_ _ _	dB dB dB dB
	THD+N (20 Hz–20 kHz, defined in Table 3-1)	24-bit, 32-bit	0 dB -20 dB -60 dB	_ _ _	–110 –92 –62	-104 -56	dB dB dB
	THD+N (20 Hz–90 kHz, defined in Table 3-1)	24-bit, 32-bit	0 dB -20 dB -60 dB	_ _ _	–89 –78 –38	-83 -32	dB dB dB
 	Idle channel noise (A-weighted) (defined in Table 3-1)	24-bit, 32-bit		_	0.69	_	μV
	Full-scale output voltage			2.68	2.81	2.96	Vpp
	Output power			_	30.8	_	mW
	Interchannel isolation ⁴ (defined in Table 3-1)	217 Hz 1 kHz 20 kHz		110 105 90		dB dB dB
Other characteristics	Interchannel gain misma	tch (defined in Table 3-1)		_	±0.1	_	dB
for HPOUTx	Interchannel phase misn	natch (defined in Table 3-1)		_	_	±0.01	٥
	Output offset voltage: Mu	ute (defined in Table 3-1)		_	±50	±100	μV
	Gain drift (defined in Tab	le 3-1)		_	±100	_	ppm/°C
	Load resistance (R _L)			6	_	_	Ω
	Load capacitance (C _L)			_	_	1	nF
	Turn-on time (defined in	Table 3-1)		_	_	12	ms
	Click/pop during PDN_H	P enable or disable	A-weighted	_	±50	±100	μV

^{1.} This table also applies to external VCP_FILT supply mode: CS43131 power up procedure is per description in Section 5.13.1; EXT_VCPFILT = 1; VCP FILT+ and VCP FILT- comply to Table 3-2 when EXT VCPFILT = 1; in this mode, HV EN must be set to 1.

^{4.}HP output test configuration. Symbolized component values are specified in the test conditions




Table 3-7. Headphone Load Measurement

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C. MCLK_INT = 1, PDN_XTAL = 0, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAl} = 22.5792 MHz)

Parameters	Symbol	Minimum	Typical	Maximum	Units
Frequency range	_	20	_	20k	Hz
Frequency resolution		_	5.94	_	Hz

^{2.} One LSB of triangular PDF dither is added to PCM data.

^{3.} Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.



Table 3-7. Headphone Load Measurement (Cont.)

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C. MCLK_INT = 1, PDN_XTAL = 0, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz)

Parameters	Symbol	Minimum	Typical	Maximum	Units
Low frequency impedance range	_	8	_	1200	Ω
Relative impedance measurement capability ¹	_	-12 ²	_	+12	dB
Impedance measurement accuracy ³ Gain error	_	-10	_	+10	%
Offset	_	-1	_	1	Ω

- 1. Impedance measurement range is relative to low-frequency HP load impedance measured.
- 2.Or 4 Ω , whichever is greater.
- 3. Accuracy is referred to reported impedance.

Table 3-8. Alternate Headphone Path

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = 1.8 V, VA = 0 V, VL = VD = 1.8 V; $R_L = 32 \Omega$; $R_L = 425 C$; measurement bandwidth is 20 Hz–20 kHz; MCLK_SRC_SEL = 10, PDN_XTAL = 1.

	Parameters		Symbol	Minimum	Typical	Maximum	Units
(PDN_HP = 1	Signal range when switch on ¹		V _{INAI}	_	_	3.00	Vpp
	THD+N with 32 Ω @ 2.82 Vpp		_	_	-103	_	dB
HP_IN_EN = 1)	Interchannel isolation	217 Hz	_	104	110	_	dB
		1 kHz			105	_	dB
		20 kHz		_	90	_	dB
	HPINx turn-on time ²	EXT_VCPFILT = 1	t _{HPIN} ON	_	_	80	μS
		EXT_VCPFILT = 0	_	_	_	1.1	ms
Switch off characteristics	Analog signal range when switched	off ^{3,4}	V _{INOFF}	_	_	0.3	Vp
(PDN_HP = 1,	Turn-off time ⁵		t _{HPIN_OFF}	_	_	20	μS
$HP_IN_EN = 0$	Off isolation ⁶	217 Hz		_	120	_	dB
		1 kHz		_	120	_	dB
		20 kHz		_	100	_	dB

- 1. When switch is on, maximally allowable voltage applied to HPINx pins.
- 2. HPINx turn-on time is measured when setting HP_IN_EN = 1. I²C ACK signal is received to when the signal appears on the HP out. MCLK_SRC_ SEL = 00, PDN_XTAL = 0, MCLK_INT = 1. For EXT_VCPFILT = 1, VCP_FILT± has been properly charged to expected nominal values.
- 3. When switch is off, maximally allowable voltage applied to HPINx pins.
- 4. Before switch off event, it is required HPINx signal is within this range before the switch is turned off. When the switch is in off state, HPINx signal cannot exceed this specified range.
- 5.HPINx turn-off time is measured when HP_IN_EN = 0 ACK signal is received to when the signal disappears from the HP out. This spec also applies when register settings are: MCLK SRC SEL = 00, PDN XTAL = 0, MCLK INT = 1.
- 6. Off isolation specification is measured with $V_{INOFF} = 0.1 \text{ Vp}$ input.

Table 3-9. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

	Parameter		Minimum	Typical	Maximum	Units
Fast Roll-Off	Passband ²	to -0.01-dB corner	0	_	0.4535 4	Fs
(FILTER SLOW FASTB = 0) Single-Speed Mode 1		to –3-dB corner	0	_	0.482	Fs
Single-Speed Mode		attenuation @ Fs/2	8.44 ³	_		dB
	Passband ripple 10 Hz to -0.01-dB corner 5		-0.01	_	+0.01	dB
	Stopband		0.547	_	_	Fs
	Stopband attenuation ⁶		110	_	_	dB
	Group delay (linear phase)	PHCOMP_LOWLATB = 1	_	39.5/Fs ⁷	_	S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	_	6.3/Fs ⁸	_	S
	Deemphasis error ⁹ (Relative to 1 kHz)	Fs = 44.1 kHz	_		±0.3	dB



Table 3-9. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics (Cont.)

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

	Parameter		Minimum	Typical	Maximum	Units
Fast Roll-Off	Passband ²	to -0.01-dB corner	0	_	0.227	Fs
(FILTER SLOW FASTB = 0) Double-Speed Mode 1		to –3-dB corner	_0_	_	0.48	Fs
Boable opeda Mede		attenuation @ Fs/2	7.77	_		dB
	Passband ripple 10 Hz to -0.01-dB corne	er	-0.01	_	0.01	dB
	Stopband		0.583	_	_	Fs
	Stopband attenuation ⁶		80		_	dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	_	22.3/Fs	_	S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	_	7.5/Fs	_	S
Fast Roll-Off (FILTER_SLOW_FASTB = 0)	Passband ²	to -0.01-dB corner	0	_	0.114	Fs
Quad-Speed Mode 1		to –3-dB corner attenuation @ Fs/2	0 9.44		0.46	Fs dB
	Passband ripple 10 Hz to -0.01-dB corne		-0.01	_	0.01	dB
	Stopband	•1	0.583	_	0.01	Fs
	Stopband attenuation ⁶		80			dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	_	20.7/Fs		S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0		11.3/Fs		S
Slow Roll-Off	Passband ²	to =0.01-dB corner	0	11.3/FS	0.417	Fs
(FILTER_SLOW_FASTB = 1) Single-Speed Mode ¹	Passbanu 2	to -0.01-dB corner	0		0.417	Fs
Single-Speed Mode 1		attenuation @ Fs/2	-	_	—	dB
	Passband ripple 10 Hz to -0.01-dB corner		-0.01	_	+0.01	dB
	Stopband		0.583	_	_	Fs
	Stopband attenuation ⁶		64	_	_	dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	_	34.5/Fs ¹¹	_	s
	Group delay (minimum phase)	PHCOMB LOWLATB = 0	_	5.6/Fs ¹²	_	s
	Deemphasis error ⁹	 Fs = 44.1 kHz	_	_	±0.3	dB
	(Relative to 1 kHz)					
Slow Roll-Off	Passband ²	to -0.01-dB corner	0	_	0.208	Fs
(FILTER SLOW FASTB = 1) Double-Speed Mode ¹		to –3-dB corner	0	_	0.458	Fs
Bousio opeca mode		attenuation @ Fs/2	7	_	_	dB
	Passband ripple 10 Hz to -0.01-dB corne	er	-0.01	_	0.01	dB
	Stopband		0.792	_	_	Fs
	Stopband attenuation 6		70	_	_	dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1	_	22.3/Fs	_	S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0	_	6.7/Fs	_	s
Slow Roll-Off	Passband ²	to –0.01-dB corner to –3-dB corner	0	_	0.104	Fs
(FILTER_SLOW_FASTB = 1) Quad-Speed Mode ¹		attenuation @ Fs/2	0 7.00		0.43	Fs dB
	Passband ripple 10 Hz to -0.01-dB corne		-0.01	_	0.01	dB
	Stopband		0.792	_	-	Fs
	Stopband attenuation ⁶		75		_	dB
	Group delay (linear phase)	PHCOMB_LOWLATB = 1		20.7/Fs	_	S
	Group delay (minimum phase)	PHCOMB_LOWLATB = 0		10.6/Fs	_	S
Nonoversampling (NOS)	Passband ²	to =0.01-dB corner		-	0.026	Fs
I(NOS = 1)	T dooband	to –3-dB corner	-	_	0.443	Fs
Single-Speed Mode ¹	Passband droop 10 Hz to 20 kHz		_	_	3.2 13	dB
	Group delay		_	2.7/Fs	_	s
Nonoversampling (NOS)	Passband ²	to -0.01-dB corner	0	_	0.0246	Fs
(NOS = 1) Double-Speed Mode ¹		to -3-dB corner	0	_	0.446	Fs
Pognie-oheed Mode .	Passband droop 10 Hz to 20 kHz		_	_	0.73	dB
	Group delay		_	4.5/Fs	_	S
Nonoversampling (NOS)	Passband ²	to -0.01-dB corner	0	_	0.026	Fs
(NOS = 1) Quad-Speed Mode ¹		to –3-dB corner	0	_	0.405	Fs
	Passband droop 10 Hz to 20 kHz		_	_	0.17	dB
	Group delay		_	8.4/Fs		S



Table 3-9. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics (Cont.)

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

	Parameter			Typical	Maximum	Units
Octuple-Speed Mode 1	Passband ²	to -0.01-dB corner	0	_	0.0299	Fs
		to -3-dB corner	0		0.263	Fs
	Passband droop 10 Hz to 20 kHz		_		0.04	dB
	Group delay		_	17/Fs	_	s

- 1. Filter response is by design.
- 2. Response is clock-dependent and scales with Fs.
- 3. 8.5 dB for 32-kHz sample rate.
- 4. 0.454 Fs for 32-kHz sample rate.
- 5. Filter ripple specification is invalid with deemphasis enabled.
- 6. For Single-Speed Mode, the measurement bandwidth is from stopband to 3 Fs. For Double-Speed Mode, the measurement bandwidth is from stopband to 3 Fs. For Quad-Speed Mode, the measurement bandwidth is from stopband to 1.34 Fs.
- 7. 39/Fs for 32-kHz sample rate.
- 8. 5.9/Fs for 32-kHz sample rate.
- 9. Deemphasis is available only in 44.1 kHz.
- 10. 6.5 dB for 32-kHz sample rate.
- 11. 34/Fs for 32-kHz sample rate.
- 12. 5.2/Fs for 32-kHz sample rate.
- 13. 3.9 dB for 32-kHz sample rate (passband droop 10 Hz to 15 kHz).

Table 3-10. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics (Wideband Flatness Mode)

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Wideband Flatness Mode refers to Fs = 192 kHz sample rates. PCM_WBF_EN = 1. MCLK_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

	Parameter			Typical	Maximum	Units
Wideband Flatness Mode 1	Passband ²	to -0.003-dB corner	0	_	0.417	Fs
		to -3-dB corner	0	_	0.46	Fs
		attenuation @ Fs/2	3	_		dB
	Passband ripple 10 Hz to -0.003-dB corner		-0.003	_	0.003	dB
	Stopband		0.583	_	_	Fs
	Stopband attenuation ³		80	_	_	dB
	Group delay		_	20.7/Fs	_	S

- 1. Filter response is by design and may require calibration.
- 2. Response is clock-dependent and scales with Fs.
- 3. The measurement bandwidth is from stopband to 1.34 Fs.

Table 3-11. DAC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise): Gains are all set to 0 dB; $T_A = +25$ °C.

Parameter ¹	Minimum	Typical	Maximum	Units
Passband ² –0.05-dB corner	_	0.195 x 10 ⁻³ /N	_	Fs
-3.0-dB corner	_	19.5 x 10 ⁻⁶ /N	_	Fs
Passband ripple (0.417x10-3/N Fs to 0.417/N Fs; normalized to 0.417/N Fs) ²	_	_	0.01	dB
Phase deviation @ 0.453x10-3/N Fs ²		2.45	_	٥
Filter settling time ³	_	24500 × N / Fs ²	_	S

- 1. Response scales with Fs in PCM Mode. Specifications are normalized to Fs and are denormalized by multiplying by Fs. For DSD Mode, Fs is 44.1 kHz.
- 2. For PCM Single-Speed Mode, N = 1.

For PCM Double-Speed Mode, N = 2.

For PCM Quad-Speed Mode, N = 4.

For PCM Octuple-Speed Mode, N = 8.

For DSD 64 x Fs Mode, N = 1.

For DSD 128 x Fs Mode, N = 1.

3. Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.



Table 3-12. DSD Combined Digital and On-Chip Analog Filter Response 1

Test conditions (unless specified otherwise): Digital gains are all set to 0 dB; T_A = +25°C; PDN_XTAL = 0, MCLK_INT = 1, DSD_EN = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz).

			Minimum	Typical	Maximum	Units
DSD Mode	Passband	to -3-dB corner	-	50	_	kHz
	Frequency response 20 Hz to 20 kHz		-0.05	_	0.05	dB
	Roll-off		27		_	dB/Oct

^{1.} Filter response is by design.

Table 3-13. Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; parameters can vary with VL and VP; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VD = 1.8 V and VL = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VD = 1.8 V and VL = 1.8 V; T_A = +25°C; C_L = 60 pF.

P	arameters ¹	Symbol	Minimum	Maximum	Units
Input leakage current ^{2,3}	LRCK1, DSDB/LRCK2	11.1	_	±4	μA
	SDIN1, SCLK1, DSDA/SDIN2, DSDCLK/SCLK2		_	±3	μA
	SDA, SCL		_	±100	nA
	INT, RESET		_	±100	nA
Internal weak pull-down		ĺ	550	2450	kΩ
Input capacitance		1	_	10	pF
INT current sink (V _{OL} = 0.3 V maximum)		_	825	_	μA
VL Logic (non-I ² C)	High-level output voltage ($I_{OH} = -100 \mu A$)	V _{OH}	0.9•VL	_	V
	Low-level output voltage	V_{OL}	_	0.1•VL	V
	High-level input voltage	V_{IH}	0.7•VL	_	V
	Low-level input voltage	V_{IL}	_	0.3•VL	V
VL Logic (I ² C only)	Hysteresis voltage (Fast Mode and Fast Mode Plus)	V_{HYS}	0.05•VL	_	V
	Low-level output voltage	V_{OL}	_	0.2•VL	V
	High-level input voltage		0.7•VL		V
	Low-level input voltage	V_{IL}	_	0.3•VL	V
HP_DETECT ⁴	High-level input voltage	V _{IH}	0.93•VP	_	V
	Low-level input voltage		_	2.0	V
HP_DETECT current to VCP_FILT- 4		I _{HP_DETECT}	1.00	2.91	μA
RESET pulse width low			1000	_	μs

^{1.} See Table 1-1 for serial and control-port power rails.

Table 3-14. CLKOUT Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; $C_L = 60 \text{ pF}$; PLL reference input must meet the phase-noise mask specified in Fig. 4-15; TA = +25°C; Output jitter is measured from 100 Hz to half of the output frequency.

Parameters		Symbol	Minimum	Typical	Maximum	Units
CLKOUT output frequency		fclkout	2.8224	3	3.072	MHz
			5.6448	6	6.144	MHz
			7.5264	8	8.192	MHz
			11.2896	12	12.288	MHz
CLKOUT output duty cycle		_	40	50	60	%
CLKOUT output TIE jitter (RMS)	CLKOUT_SRC_SEL = 01	ţлт	_	500	_	ps

Table 3-15. PLL Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; PLL reference input must meet the phase-noise mask specified in Fig. 4-15; TA = +25°C.

Parameters	Symbol	Minimum	Typical	Maximum	Units
PLL output frequency	f _{out}	22.5792	24	24.576	MHz
PLL lock time	t _{Lock}	_	620	1000	μs

^{2.} Specification is per pin.

^{3.} Includes current through internal pull-up or pull-down resistors on pin.

^{4.} The HP_DETECT input circuit allows the HP_DETECT signal to be as low of a voltage as VCP_FILT– and as high as VP. Section 4.5.1 provides configuration details.



Table 3-15. PLL Characteristics (Cont.)

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; PLL reference input must meet the phase-noise mask specified in Fig. 4-15; TA = +25°C.

Parameters	Symbol	Minimum	Typical	Maximum	Units
PLL reference clock input	_	_	11.2896	_	MHz
·		_	22.5792	_	MHz
		_	12.2880	_	MHz
		_	24.5760	_	MHz
		_	9.6000		MHz
		_	19.2000		MHz
		_	12.0000		MHz
		_	24.0000	_	MHz
		_	13.0000	_	MHz
		_	26.000	_	MHz
PLL reference clock input jitter	_	_	_	50	ps

Table 3-16. Crystal Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C

Parameters ¹	Symbol	Minimum	Typical	Maximum	Units
Crystal oscillator frequency	f _{XTAL}	22.57	22.5792/ 24.576	24.58	MHz
Crystal load capacitance	C _{L_XTAL}	5	_	8	pF
Equivalent series resistance	esr _{XTAL}	_	_	100	Ω
Startup time	t _{XTAL_pup}	_	_	6.5	ms
Shunt capacitance	Co	_	_	0.8	pF
Maximum drive level		200	_	_	μW

^{1.} Refer to Section 5.3 for supported crystal options.

Table 3-17. Power-Supply Rejection Ratio (PSRR) Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = VD = 1.8 V, VP = 3.6 V; When testing PSRR, PCM input test signal held low (all zero data); T_A = +25°C; PCM_AMUTE = 0.

Parameter ¹	Minimum	Typical	Maximum	Units
HPOUTx 217 Hz	_	75	_	dB
PSRR with 100-mVpp signal AC coupled to VA supply 1 kHz		75	_	dB
PDN_HP = 0, HP_IN_EN = 0 20 kHz	_	70	_	dB
HPOUTx 217 Hz		80	_	dB
PSRR with 100-mVpp signal AC coupled to VCP supply 1 kHz		80	_	dB
$PDN_{HP} = 0, HP_{IN}_{EN} = 0$ 20 kHz	_	60	_	dB
HPOUTx 217 Hz	_	100	_	dB
PSRR with 100-mVpp signal AC coupled to VP supply 1 kHz	_	100	_	dB
$PDN_{HP} = 0, HP_{IN}_{EN} = 0$ 20 kHz	_	80	_	dB
HPOUTx (0-dB analog gain) 217 Hz	_	80	_	dB
PSRR with 100-mVpp signal AC coupled to VCP supply 1 kHz	_	80	_	dB
PDN_HP = 1, HP_IN_EN = 1, R_L = 32 Ω 20 kHz	_	60	_	dB
HPOUTx (0-dB analog gain) 217 Hz	_	100	_	dB
PSRR with 100-mVpp signal AC coupled to VP supply 1 kHz	_	100	_	dB
PDN_HP = 1, HP_IN_EN = 1, R_L = 32 Ω 20 kHz	_	80	_	dB

^{1.}PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.






Table 3-18. DC Characteristics

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; GNDD = GNDA = GNDCP = 0 V; all voltages with respect to ground.

Para	ameters		Minimum	Typical	Maximum	Units
VCP_FILT (No load connected to HPOUTx)	VP_LDO Mode	VCP_FILT+ pin (HV_EN = 1)		3.0	_	V
EXT_VCPFILT = 0		VCP_FILT+ pin (HV_EN = 0)		2.6	_	V
		VCP_FILT- pin (HV_EN = 1)	_	-3.0	_	V
		VCP_FILT- pin (HV_EN = 0)	_	-2.6	_	V
	VCP Mode	VCP_FILT+ pin		VCP	_	V
		VCP_FILT- pin	_	-VCP	_	V
–VA		–VA pin	_	– VA	_	V
Alternate headphone path	On-resistance		_	0.4	_	Ω
switch-on characteristics PDN_HP = 1, HP_IN_EN = 1	r _{ON} matching bet	ween channels		0.05	_	Ω
Other DC characteristics	FILT+ voltage		_	-0.35	_	V
	FILT- voltage		_	0.35	_	V
	HP output curren	t limiter on threshold.	_	120	160	mA
	VD power-on reset threshold	Up	_	1.15	_	V
	reset threshold (V _{POR})	Down	_	0.950	_	V

Table 3-19. Power Consumption

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VD = VL = 1.8 V; VP = 3.6 V; T_A = +25°C; ASP_SPRATE = 0001(44.1-kHz mode); MCLK_INT= 1 (22.5792 MHz); MCLK_SRC_SEL = 00; +1dB_EN = 1; all other fields are set to defaults; no signal on any input; control port inactive; all serial ports are set to Slave or Master Mode as indicated, input clock/data are held low unless active; test load is R_L = 32 Ω and R_L = 1 nF for HPOUTx; measured values include currents consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., from HPOUTx outputs); see Fig. 2-1.

		Typical Current (μA)						Total
	Use Cases	P _{OUT}	i _{VCP}	i _{VA}	i _{VD}	i _{VL}	i _{VP}	Power (µW)
1	Off 1	_	0	0	0	0	6	11
2	Standby ² HPDETECT enabled	_	0	0	256	0	32	576
	Playback External MCLK = 22.5792 MHz, I ² S/DoP		3808	7835	2786	0	28	26074
C	Stereo HPOUT	0.1mW	12363	7862	2004	40	32	40199
4	Alternate HP path stereo HPIN enabled ⁴	Quiescent	32	0	186	0	65	625

- 1.Off configuration: Clock/data lines held low; RESET = LOW; VA = VD = VL = 0 V, VCP = 0 V, VP = 3.6 V.
- 2.Standby configuration: Clock/data lines held low; RESET = HIGH; VA = VD = VL = 1.8 V, VCP = 1.8 V, VP = 3.6 V; HP_DETECT_CTRL = 11 (enabled); HPDETECT_PLUG_INT_MASK=0 (unmasked); PDN_XTAL = 1, MCLK_SRC_SEL = 10 (RCO selected as MCLK source).
- 3. Quiescent configuration: data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V. Serial port, I²S/DoP Mode (ASP and SDIN, ASP M/Sb = 0); PDN XTAL = 1.
- 4. Quiescent configuration: PDN_XTAL = 1; MCLK_SRC_SEL = 10 (RCO selected as MCLK source); alternate headphone path (PDN_HP = 1, HPOUT_CLAMP = 1, HP_IN_EN = 1, HP_IN_LP = 1); data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V.

Table 3-20. Serial-Port Interface Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; $T_A = +25^{\circ}C$; $T_A = +25^{\circ}C$;

	Parameters 1,2,3,4	Symbol	Minimum	Typical	Maximum	Units
FSYNC fra	ame rate	Fs	(See Section 4.9.5)			kHz
FSYNC hi	gh period ⁵	t _{HI:FSYNC}	1/f _{SCLK}	_	(n-1)/f _{SCLK}	s
Master	FSYNC duty cycle xSP_5050 = 1	_	45	_	55	%
Mode	FSYNC delay time after SCLK launching edge ⁶	t _{D:CLK-FSYNC}	_	_	10	ns
	SCLK frequency	f _{SCLK}	_	_	f _{MCLK_INT}	MHz
	SCLK high period ⁷	t _{HI:} SCLK	1/(2•f _{SCLK}) – 1/f _{MCLK_INT}	_	1/(2•f _{SCLK}) + 1/f _{MCLK_INT}	ns
	SDIN setup time before SCLK latching edge ⁶	t _{SU:SDI}	10	_	_	ns
	SDIN hold time after SCLK latching edge ⁶	t _{H:SDI}	5	_	_	ns




Table 3-20. Serial-Port Interface Characteristics (Cont.)

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; $T_{A} = +25^{\circ}C$; $T_{C} = 60$ pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at $T_{C} = 1.8$ V, VP = 3.6 V; $T_{C} = 1.8$ V; $T_{$


	Parameters 1,2,3,4	Symbol	Minimum	Typical	Maximum	Units
Slave	FSYNC setup time before SCLK latching edge ⁶	tsu:FSYNC	10	_	_	ns
Mode	FSYNC hold time after SCLK latching edge ⁶	t _{H:FSYNC}	5	_	_	ns
	SCLK frequency	f _{SCLK}	_	_	24.58	MHz
	SCLK high period	t _{HI:SCLK}	16	_	_	ns
	SCLK low period	t _{LO:SCLK}	16	_	_	ns
	SDIN setup time before SCLK latching edge 8	t _{SU:SDI}	10	_	_	ns
	SDIN hold time after SCLK latching edge ⁶	t _{H:SDI}	5	_	_	ns

^{1.} Output clock frequencies follow the internal master clock (MCLK_INT) frequency proportionally. Any deviation of the clock source from the nominal supported rates are directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of MCLK_INT becomes a +100-ppm offset in LRCK/FSYNC and SCLK).





3.TDM interface timing (shown with xSP_FSD = 010, xSP_LCHI = 1)



- 4. Applies to Master and Slave Modes, unless specified otherwise.
- 5.Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK high (xSP_LCHI) is set to 768 SCLK periods and LRCK period (xSP_LCPR) is set to 769 SCLK periods.
- 6. Data may be latched/launched on either the rising or falling edge of SCLK.
- 7.SCLK duty cycle in Master Mode depends on Master Mode clock configuration, and can vary by up to 1 MCLK_INT period.
- 8. Data is latched/launched on the rising or falling edge of SCLK as determined by xSP_SCPOL_OUT, xSP_SCPOL_IN, and xSP_FSD bits. See the SCLK launching specs in Table 3-20.


Table 3-21. DSD Switching Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; $T_{A} = +25^{\circ}C$; $T_{C} = 60$ pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at $T_{C} = 1.8$ V, VP = 3.6 V; $T_{C} = 1.8$ V,

Parameter ^{1,2}		Symbol	Minimum	Typical	Maximum	Units
DSDCLK duty cycle		_	40	_	60	%
DSDCLK pulse width low		t _{SCLKL}	40	_	_	ns
DSDCLK pulse width high		tsclkh	40	_	_	ns
DSDCLK frequency	(64× oversampled) (128× oversampled) (256x oversampled)	_	1.024 2.048 4.096	2.8224 5.6448 11.2897	f _{MCLK_INT} /8 f _{MCLK_INT} /4 f _{MCLK_INT} /2	MHz MHz MHz
DSDA/DSDB valid to DSDCLK rising setup time		t _{SDLRS}	10	_	_	ns
DSDCLK rising to DSDA or DSDB hold time		t _{SDH}	10	_	_	ns
DSD clock to data transition (Phase Modulation Mode)	(64× oversampled) (128× oversampled)	t _{DPM}	-20 -10	_	20 10	ns ns



1. Serial audio input interface timing



2. Phase modulation mode serial audio input interface timing

Table 3-22, I²C Slave Port Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; VL = 1.8 V; inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL; $T_A = +25^{\circ}\text{C}$; SDA load capacitance equal to maximum value of $C_B = 400 \text{ pF}$; minimum SDA pull-up resistance, $R_{P(\text{min})}$. Table 3-1 describes some parameters in detail. All specifications are valid for the signals at the pins of the CS43131 with the specified load capacitance.

DSDA, DSDB


Parameter :	2	Symbol ³	Minimum	Maximum	Units
SCL clock frequency		f _{SCL}	_	1000	kHz
Clock low time		t _{LOW}	500	_	ns
Clock high time		t _{HIGH}	260	_	ns
Start condition hold time (before first clock pulse)		t _{HDST}	260	_	ns
Setup time for repeated start		t _{SUST}	260	_	ns
Rise time of SCL and SDA	Standard Mode Fast Mode Fast Mode Plus	t _{RC}	_ _ _	1000 300 120	ns ns ns
Fall time of SCL and SDA	Standard Mode Fast Mode Fast Mode Plus	t _{FC}	_ _ _	300 300 120	ns ns ns
Setup time for stop condition		t _{SUSP}	260		ns
SDA setup time to SCL rising		t _{SUD}	50	_	ns
SDA input hold time from SCL falling ⁴		t _{HDDI}	0	_	ns
Output data valid (Data/Ack) ⁵	Standard Mode Fast Mode Fast Mode Plus	t _{VDDO}	_ _ _	3450 900 450	ns ns ns
Bus free time between transmissions		t _{BUF}	500	_	ns
SDA bus capacitance	SCL frequency = 1 MHz, V _L = 1.8 V SCL frequency ≤ 400 kHz	СВ		340 400	pF pF
SCL/SDA pull-up resistance ¹	V _L = 1.8 V	R _P	350	_	Ω
Pulse width of spikes to be suppressed		t _{PS}	_	50	ns
Switching time between RCO and MCLK_INT 6		_	150	_	μs
Power-up delay (delay before I ² C can communication)	ate after RESET released)	t _{PUD}	1500	_	μs

^{1.} The minimum R_P value (resistor shown in Fig. 2-1) is determined by using the maximum level of VL, the minimum sink current strength of its respective output, and the maximum low-level output voltage V_{OL}. The maximum R_P value may be determined by how fast its associated signal must transition (e.g., the lower the value of R_P, the faster the I²C bus is able to operate for a given bus load capacitance). See I²C bus specification referenced in Section 13.

2.All timing is relative to thresholds specified in Table 3-13, VIL and VIH for input signals, and VOL and VOH for output signals.



3. I2C control-port timing



- 4. Data must be held long enough to bridge the transition time, t_F, of SCL.
- 5. Time from falling edge of SCL until data output is valid.
- 6. Upon setting MCLK_SRC_SEL and sending the I²C stop condition, the switching of RCO and other MCLK_INT sources occurs. A least wait time as specified is required after changing MCLK_SRC_SEL and sending the I²C stop condition before the next I²C transaction is initiated.



4 Functional Description

This section describes the general theory of operation of the CS43131, tracing the signal and control flow through the various blocks within the device. It comprises the following sections:

- Section 4.1, "Overview"
- Section 4.2, "Analog Outputs"
- Section 4.3, "Class H Amplifier Output"
- · Section 4.4, "Alternate Headphone Inputs"
- Section 4.5, "Headphone Presence Detect and Output Load Detection"
- Section 4.6, "Clocking Architecture"
- · Section 4.7, "Clock Output and Fractional-N PLL"
- Section 4.8, "Filtering Options"
- Section 4.9, "Audio Serial Port (ASP)"
- · Section 4.10, "DSD Interface"
- · Section 4.11, "DSD and PCM Mixing"
- · Section 4.12, "Standard Interrupts"
- · Section 4.13, "Control Port Operation"
- Section 4.14, "Programmable Filter"

4.1 Overview

4.1.1 Analog Outputs

The analog output block includes separate pseudodifferential headphone Class H amplifiers output. An on-chip inverting charge pump creates a positive and negative voltage equal to the input, allowing an adaptable, full-scale output swing centered around ground. The resulting internal amplifier supply can be \pm VCP, or \pm VP_LDO (either \pm 3.0 V with HV_EN = 1 or \pm 2.6 V with HV EN = 0).

The inverting architecture eliminates the need for large DC-blocking capacitors and allows the amplifier to deliver more power to HP loads at lower supply voltages. This adaptive power supply scheme converts traditional Class AB amplifiers into more power-efficient Class H amplifiers.

4.1.2 Alternate Headphone Inputs

The alternate headphone inputs provide an integrated selectable path to interface between the system codec output and the headphone connector, which allows for lower-power operation in applications such as voice or compressed music playback. These inputs eliminate the need for an external audio switch and prevent the high-fidelity headphone outputs of CS43131 from degradation by the external audio switch.

4.1.3 Headphone Detection

The CS43131 detects the presence of a headphone and notifies the application processor to wake up through an interrupt event.

4.1.4 Headphone Impedance Measurement

The CS43131 detects headphone impedance information at low frequencies, which can be used to adjust the system properly to accommodate different load conditions. One example is to adjust signal chain gain to avoid distortion.

The CS43131 also provides impedance measurement functions to evaluate the headphone load within 20 Hz to 20 kHz. A specific frequency is selected and the impedance measurement process is initiated by setting the register. Through a series of interrupt events, the CS43131 notifies application processor to retrieve the impedance information after completion.



4.1.5 Audio Interfaces and Supported Formats

There are two serial input ports on the CS43131, the audio serial port (ASP) and the auxiliary serial port (XSP). The ASP on the CS43131 supports I²S, TDM, and DoP (DSD over PCM) formats up to a 384-kHz sample rate. The XSP on the CS43131 supports the DoP format up to a 352.8-kHz sample rate.

The CS43131 also has a dedicated DSD interface to support up to a 256•Fs DSD stream. The DSD interface shares pins with the XSP.

4.1.6 System Clocking

The CS43131 internal MCLK can be sourced from three options:

- Direct MCLK/crystal mode. The internal MCLK is provided through XTI/MCLK pin directly or generated by crystal oscillator.
- PLL mode. A PLL reference CLK is provided by externally through XTI/MCLK. The PLL is configured, and output is
 used as the internal MCLK.
- RCO mode. An internal RCO is used as the internal MCLK. Note that HPIN input path is the only supported audio playback feature in this mode for optimized power consumption. This mode can also support HP detection and I²C communication. DAC playback and headphone impedance measurement functions are not supported.

The clock output is provided for audio applications that require high quality audio rate system clock. This clock output can be sourced from the following two options:

- The clock generated by the CS43131 crystal oscillator.
- Output of the internal Fractional-N PLL that refers to MCLK input. See Section 4.7.1 for supported frequencies.

The internal MCLK is used to generate serial port clocks. See Table 4-6 for supported LRCK combinations.

4.1.7 System Interrupts

The CS43131 includes an open-drain interrupt output ($\overline{\text{INT}}$ pin). Interrupt mask registers control whether an event associated with an interrupt status/mask bit pair triggers the assertion of $\overline{\text{INT}}$. All types of interrupt are described in Section 4.11.

4.1.8 System Reset

The CS43131 offers two types of reset options:

- Asserting RESET. If RESET is asserted, all registers and state machines are immediately set to their default values/ states. No operation can begin until RESET is deasserted. Before normal operation can begin, RESET must be asserted at least once after the VP supply is first brought up.
- Power-on reset (POR). If the VD supply is lower than the POR threshold specified in Table 3-18, all registers and state machines are set to their default values/states. The POR releases the reset when the VD supply goes above the POR threshold. When the VD supply is turned on, the VL and VA supplies must also be turned on at the same time.

4.1.9 Power Down

The CS43131 has a register to power down individual components on the chip. Before any change can be applied to an individual component (except PLL), the block must be powered down first. For the PLL, changes can be applied after PLL_START is cleared.

The PDN_HP bit is responsible for enabling or disabling the signal chain playback operation. Setting PDN_HP disables signal chain playback operation. All the necessary components for playback operation need to be powered up and configured properly before PDN_HP is cleared. PDN_HP needs to be set before making any changes to the playback signal chain setup, except the following functions:

- · Volume and mute related functions
- PCM filter settings (see Section 7.5.2)



Before ASP, XSP, or DSDIF can be safely powered down, PDN_HP must be asserted, and PDN_DONE_INT must be present. For XTAL or PLL used as the source of internal MCLK, PDN_HP needs to be set first and MCLK source needs to be properly switched away before PDN_XTAL or PDN_PLL is set. If PLL output is only used as the source of CLKOUT, PDN_PLL can be set without PDN_HP being asserted. If the steps described above are not followed, the CS43131 enters an unresponsive state.

PDN_CLKOUT does not require PDN_HP to be set before it is enabled.

PDN_HP should be set before using headphone input path and load detection function. Refer to the functional description of these two components for further details.

Recommended power-up and power-down sequences can be found in the Section 5.2.



4.2 Analog Outputs

The CS43131 provides an analog output that is derived from the digital audio input ports. This section describes the general flow of the analog outputs.

4.2.1 Analog Output Signal Flow

The CS43131 signal flow is shown in Fig. 4-1.




Figure 4-1. Analog Output Signal Flow

The CS43131 has 4 settings of full scale voltage, which are determined by OUT_FS[1:0]. When OUT_FS[1:0] = 11 and HV_EN = 1, the +1dB_EN bit can boost the output voltage to 2 V_{rms} . In any other setting combination of OUT_FS[1:0] and HV_EN, the +1dB_EN bit is ignored. The proper full scale voltage must be set first, and the digital volume settings is used to control signal levels.

The CS43131 digital volume control allows independent control of the signal level in 1/2 dB increments from 0 dB (0b0000 0000) to –127 dB (0b1111 1110) by using x_VOLUME_y (where "x" is either PCM or DSD; "y" is either A or B) register. When the x_VOL_BEQA bit is set, both volumes can be changed simultaneously using x_VOLUME_A). The volume changes are implemented as dictated by PCM_SZC[1:0] and DSD_SZC in the signal control register (see Section 7.4.3 and Section 7.5.5). If soft ramping is enabled, gain and attenuation changes are carried out by incrementally changing the volume level in 1/8-dB steps, from the previous level to the new level. For PCM, when PCM_SZC[1:0] = 2, the volume level changes at an approximate rate of 1 dB/ms. The volume level also changes at a rate of 1 dB/ms for DSD. Both channels can be inverted independently by setting the INV_A and INV_B bits. Both channels can be swapped by setting the x_SWAP_CHAN bit. Channel A content can be copied to channel B by setting the x_COPY_CHAN bit. Mono mode can be enabled with proper setting of these bits.

The CS43131 provides individual ramp-up and ramp-down control options (from the global soft ramp settings) for two specific scenarios. The PCM_RAMP_DOWN bit is for the scenario when the interpolation filter configuration switches (as configured by the PCM Filter Option register) during PCM playback. DSD_RAMP_UP bit is for the scenario when DSD playback recovers from detected DSD stream errors. Refer to each individual register description for setting details.

The CS43131 can mute both channels simultaneously or independently. Also, it can auto-mute on both PCM stream and DSD stream when mute pattern is identified (defined in PCM_AMUTE and DSD_AMUTE). Additional signal and mute control options can be found in Section 7.4.3 and Section 7.5.5.



The CS43131 has an independent set of controls for the DSD processor path as shown in Fig. 4-1. The DSD processor also offers the control bit SIGCTL_DSDEQPCM, which maps the PCM_x setting to DSD_x setting, once enabled. As a result, some of the DSD_x register settings are ignored. The registers affected are DSD_RAMP_UP, DSD_VOL_BEQA, DSD_SZC, DSD_AMUTE, DSD_AMUTE_BEQA, DSD_MUTE_A, DSD_MUTE_B, DSD_INV_A, DSD_INV_B, DSD_SWAP_CHAN, and DSD_COPY_CHAN. Refer to Section 7.4.1—Section 7.4.7 for control register details.

4.2.2 Wideband Flatness Mode

The CS43131 specifically optimizes for wideband flatness playback, which is enabled by PCM_WBF_EN bit. This mode should only be enabled when PCM plays back at 192 kHz. When operating in other speeds or modes, this bit should be properly disabled. If wideband flatness mode enabled, the filter spec complies to Table 3-10. There is no option for filter roll-off or phase response in this mode. NOS filter mode should be disabled for proper operation. Note that wideband flatness mode can only be enabled or disabled when PDN_HP is set.

4.2.3 Mono Mode

The CS43131 supports mono (differential) mode playback. Mono mode allows driving a differential interconnect such as a XLR connector or implementing a stereo differential headphone utilizing two CS43131 devices. Fig. 2-2 shows a typical connection of the CS43131 to a XLR connector in mono mode.

4.3 Class H Amplifier Output

Fig. 4-2 shows the Class H operation.




Figure 4-2. Class H Operation

The CS43131 headphone output amplifiers use Cirrus Logic two-mode Class H technology. This technology maximizes operating efficiency of the typical Class AB amplifier while maintaining high performance. In a Class H amplifier design, the rail voltages supplied to the amplifier vary with the needs of the music passage that is being amplified. This prevents unnecessarily wasting energy during low power passages of program material or when the program material is played back at a low volume level.

The internal charge pump, which creates the rail voltages for the headphone amplifiers, is the central component of the two-mode Class H technology implemented in the CS43131. The charge pump receives its input voltage from the voltage present on the VCP or VP pin. From this input voltage, the charge pump creates the differential rail voltages supplied to the amplifier output stages. The charge pump can supply two sets of differential rail voltages: ±VCP and ±VP_LDO.



HV_EN setting, as shown in Fig. 4-3, determines the VP_LDO voltage as shown in Table 4-1. HV_EN = 1 setting is required to support the 1.7-V full-scale voltage for a $600-\Omega$ load and above. In this setting, minimum VP is required to be higher than 3.3 V, and any load below $600~\Omega$ is not supported. When HV_EN = 0, the max output voltage is 1.4-V RMS full-scale voltage. In this setting, minimum VP is required to be higher than 3 V, and the full headphone load range is supported.




Figure 4-3. Internal LDO Configuration

Table 4-1. VP LDO Voltage Per HV EN Setting

HV_EN	VP_LDO Voltage
0	2.6 V
1	3.0 V

Table 4-2 shows the nominal signal and volume level ranges when the output is set to the adapt modes explained in Section 4.3.1. If the signal level is greater than the maximum value of this range, then clipping can occur.

Table 4-2. Class H Supply Modes

Mode	Class H Supply Level	Signal ¹ or Volume Level Range ^{2,3,4}
0	±VP_LDO V, internally regulated from VP	≥ –11 dB
1	±VCP	< –11 dB

- 1.In adapt-to-signal, the volume level ranges are approximations but are within -0.5 dB from the values shown.
- 2. Relative to digital full scale with output gain set to 0 dB.
- 3.In fixed modes, clipping can occur if the signal level exceeds the maximum of this range due to setting the amplifier's supply too low.
- 4. Thresholds shown are nominal for a 16- Ω stereo load.

4.3.1 Power Supply Control Options

This section describes the two types of operation: standard Class AB and adapt-to-output signal. The set of rail voltages supplied to the amplifier output stages depends on the ADPT_PWR (see p. 131) setting.

4.3.1.1 Standard Class AB Operation (ADPT_PWR = 001 or 010)

If ADPT_PWR is set to 001 or 010, the rail voltages supplied to the amplifiers are held to ±VP_LDO or ±VCP, respectively. The rail voltages supplied to the output stages are held constant, regardless of the output signal level. The CS43131 amplifiers simply operate in a traditional Class AB configuration.

4.3.1.2 Adapt-to-Output Signal (ADPT PWR = 111)

If ADPT_PWR is set to 111, the rail voltage sent to the amplifiers is based solely on whether the signal sent to the amplifiers would cause the amplifiers to clip when operating on the lower set of rail voltages at certain threshold values.

- If it would cause clipping, the control logic instructs the charge pump to provide the next higher set of rail voltages to the amplifiers.
- If it would not cause clipping, the control logic instructs the charge pump to provide the lower set of rail voltages to the amplifiers, eliminating the need to advise the CS43131 of volume settings external to the device.

4.3.2 Power-Supply Transitions

Charge-pump transitions from the lower to the higher set of rail voltages occur on the next FLYN/FLYP clock cycle. Despite the system's fast response time, the VCP_FILT pin's capacitive elements prevent rail voltages from changing instantly. Instead, the rail voltages ramp up from the lower to the higher supply, based on the time constant created by the output impedance of the charge pump and the capacitor on the VCP_FILT pin (the transition time is approximately 20 µs).

Fig. 4-4 shows Class H supply switching. During this charging transition, a high dv/dt transient on the inputs may briefly clip the outputs before the rail voltages charge to the full higher supply level. This transitory clipping has been found to be inaudible in listening tests.




Figure 4-4. VCP_FILT Transitions

When the charge pump transitions from the lower to higher set or rail voltage, there is no delay associated with the transition.

When the charge pump transitions from the higher to the lower set of rail voltages, there is an approximate 5.5-s delay before the charge pump supplies the lower rail voltages to the amplifiers. This hysteresis ensures that the charge pump does not toggle between the two rail voltages as signals approach the clip threshold. It also prevents clipping in the instance of repetitive high-level transients in the input signal. Fig. 4-5 shows examples of this transitional behavior.




Figure 4-5. VCP_FILT Hysteresis



4.3.3 HP Current Limiter

The CS43131 features built-in current-limit protection for the headphone output. Table 3-18 lists the threshold for the current limit during the short-circuit conditions shown in Fig. 4-6. For the HP amplifiers, current is from the internal charge pump output, and, as such, applies the current from VCP or VP.




Figure 4-6. HP Short Circuit Setup

4.3.4 External VCP_FILT Supply Mode

To bypass the CS43131 Class-H charge-pump circuit, provide external VCP FILT± supply with the following conditions:

- When CS43131 is operating, apply +3.0 V with ±5% accuracy to VCP_FILT+ and apply -3.0 V with ±5% accuracy to VCP_FILT-.
- When CS43131 is powered down, external circuits present Hi-Z state to the VCP_FILT+ pin (>1k impedance) and VCP_FILT- pin (>10k impedance).
- To avoid possible damage, VCP_FILT± pins must remain within the absolute maximum rating specified.




Figure 4-7. External VCP_FILT Power-Up Sequence

For powering up CS43131 in this mode, the recommended sequence must be followed. This assumes that the CS43131 starts from the status where VCP_FILT± pins are presented with Hi-Z.

- 1. Set EXT VCPFILT and HV EN bits.
- 2. Wait 8 ms after I2C ACK.
- 3. Release and start to ramp external voltage on VCP_FILT± pins.
- 4. Wait until VCP_FILT+ pin voltage to be greater than +2.6V and VCP_FILT- to be less than -2.6 V.



5. Clear the PDN_HP bit.




Figure 4-8. External VCP_FILT Power-Down Sequence

For powering down in this mode, use the following recommended sequence. This assumes that the CS43131 starts from the status where VCP_FILT± pins are presented with ±3.0 V, respectively.

- 1. Set PDN_HP.
- 2. Wait 8 ms after I2C ACK.
- 3. Start to shut-off external supply to VCP_FILT± pins.
- 4. Wait until Hi-Z mode is presented on VCP FILT± pins.
- 5. Clear EXT_VCPFILT and HV_EN bits.

4.4 Alternate Headphone Inputs

The top-level schematic of the alternate headphone inputs is shown in Fig. 4-9. Bits PDN_HP and HP_IN_EN configure the audio source for the HPOUT pins. The switches connected to HPINx are controlled by HP_IN_EN. The switches connected to the internal headphone driver are controlled by PDN_HP. When the alternate headphone inputs are selected (HP_IN_EN = 1), the CS43131 internal headphone driver output needs to be disconnected (PDN_HP = 1). Likewise, when the CS43131 internal headphone drivers are enabled, the HPINx switch needs to be open and not in the signal path.




Figure 4-9. Alternative Headphone Input Setup



Before opening the HPINx switches, ramp down any active signal on HPINx pins to a voltage less than the V_{INOFF} value specified in Table 3-8. Similarly, the voltage cannot exceed the same voltage requirement before the switches are closed. To prevent any pop on the headphone, the input should be muted during these transition. The CS43131 has ultralow offset when muted. For pop-free transition on the headphone, it is expected that the source on HPINx pins have low offset to ground when muted.

The recommended sequence to switch from CS43131 to HPINx is as follows:

- 1. Soft ramp content on CS43131 down to mute.
- 2. Set PDN_HP and wait for PDN_DONE_INT event.
- 3. If saving power is desired, switch MCLK_INT source to RCO.
- 4. Set HP IN EN.

The recommended sequence to switch from HPINx to CS43131 is as follows:

- 1. Setup CS43131 intended MCLK source for DAC operation (if needed)
- 2. Soft ramp content on HPINx down to mute.
- 3. Clear HP IN EN.
- 4. Switch MCLK_INT to the intended MCLK source when ready.
- 5. Clear PDN_HP.

The CS43131 has a HP_IN_LP setting to further reduce power when HPINx is enabled. This low power mode is only supported if EXT_VCPFILT = 0. When selected, the HPINx path is placed into low power mode. This setting is only in effect when HP_IN_EN = 1. It should only be set after HP_IN_EN = 1, and the user must wait for t_{HPIN_ON} (EXT_VCPFILT = 1) before enabling HP_IN_LP bit. HP_IN_LP should be cleared before HP_IN_EN is cleared. When HP_IN_LP = 1, the maximum supported clock speed for I²C is 400 kHz.

4.5 Headphone Presence Detect and Output Load Detection

The CS43131 provides headphone presence-detect and load-detection functionalities.

4.5.1 Headphone Presence Detect

The CS43131 supports headphone presence-detect capability via the HP_DETECT sense pin. HP_DETECT is debounced to filter out brief events before being reported to the corresponding presence-detect status bit and generating an interrupt if appropriate.

4.5.1.1 Headphone Plug Types

The presence detect scheme is designed to support the following plug types:

- Tip-Ring-Sleeve (TRS). Consists of a segmented metal barrel with the tip connector used for HPOUTA, a ring connector used for HPOUTB, and a sleeve connector used for HPGND.
- Tip-Ring-Ring-Sleeve (TRRS). Similar to TRS, with an additional ring connector for the HSIN connection. There are two common pinouts for TRRS plugs:
 - The tip is used for HPOUTA, the first ring for HPOUTB, the second ring for HSGND, and the sleeve for HSIN.
 - An alternate pinout, OMTP (open mobile terminal platform), also called "China headset," swaps the third and fourth connections so that the second ring carries HSIN and the sleeve carries HSGND.

Note that if both TRRS plug types need to be supported at the same time, the CS43131 requires an additional IC to perform the OMTP detect functions and to present the identified HSGND to the CS43131 HPREFx. However, the switch inside the detect IC may degrade the CS43131 performance.



4.5.1.2 Headphone Detect Methods

CS43131 can detect the presence or absence of a plug. For a headphone-presence detect, a sense pin is connected to a terminal on the receptacle such that, if no plug is inserted, the pin is floating. If a plug is inserted, the pin is shorted to the tip (T) terminal. The presence detect function is accomplished by having a small current source inside the CS43131 to pull up the pin if it is left floating (no plug). If a plug is inserted and the sense pin is shorted to HPOUTA, when HP amp is powered down, it is assumed that the sense pin is pulled low via clamps at the HP amp output. If the HP amp is running, the sense pin is shorted to the output signal and, therefore, is pulled below a certain threshold via the output stage of the HP amp. Thus, a low level at the sense pin indicates plug inserted, and a high level at the sense pin indicates plug removed.

4.5.1.3 Headphone Detect Registers

This section describes the behavior and interaction of the headphone-detect debounce register fields. See Fig. 4-10 for reference.




Figure 4-10. Headphone Detect Block Diagram

- HPDETECT CTRL configures the operation of the HP detect circuit.
- HPDETECT_INV inverts the signal from the HP detect circuit.
- HPDETECT FALL DBC TIME configures the HP DETECT falling debounce time.
- HPDETECT RISE DBC TIME configures the HP DETECT rising debounce time.
- HPDETECT PLUG DBC shows the falling-edge-debounced version of HP DETECT signal.
- HPDETECT UNPLUG DBC shows the rising-edge-debounced version of HP DETECT signal.
- HPDETECT PLUG INT shows the headphone plug-in event status.
- HPDETECT_UNPLUG_INT shows the headphone unplug event status.
- HPDETECT_PLUG_INT_MASK is the interrupt mask of headphone plug-in event status.
- HPDETECT_UNPLUG_INT_MASK is the interrupt mask of headphone unplug event status.

4.5.1.4 Headphone Detect and Interrupts Setup Instructions

The following steps are required for activation of headphone-detect debounce interrupt status:

- 1. Ensure the I²C is ready to respond to control port command.
- 2. Clear the interrupt masks.
- 3. Write to HPDETECT_RISE_DBC_TIME and HPDETECT_FALL_DBC_TIME (see p. 131) to enable debounce for presence detect plug/unplug.
- 4. Set HPDETECT_CTRL to 11 to enable the HPDETECT functions.



The interrupt status bits can be found in Section 7.6.1.

4.5.2 HP Load Detection

The CS43131 can measure the impedance of headphone DC load. Before taking measurements, the following criteria must be met:

- The CS43131 is out of reset.
- XTAL is powered on, an external MCLK is provided or PLL mode is used to generate internal MCLK. MCLK_INT is
 properly configured.
- The headphone output is powered down (PDN_HP = 1).
- The alternate headphone input is powered down (HP IN EN = 0).
- HPDETECT is high to indicate a headphone is plugged in.
- The HPLOAD_EN bit is set to turn on the impedance measurement subsystem. HPLOAD_ON_INT is unmasked
 and there has been a long enough wait to confirm the subsystem is properly started.
- The HPLOAD_DC_DONE interrupt is unmasked.

Either Channel A or Channel B to be measured by setting HPLOAD_CHN_SEL. The measurement process by clearing and setting the HPLOAD_DC_START bit. Once started, HPLOAD_DC_BUSY bit is set and a slowly ramping voltage is asserted on the headphone load for a maximum of 200 ms, then holds constant for 100 ms. Fig. 4-11 shows the a waveform of the impedance detection voltage.




Figure 4-11. Impedance Detection Voltage

Upon measurement completion, the following occurs:

- 1. The voltage asserted ramps down for 200 ms and is then removed.
- 2. The result of the measured resistance is reported in RL DC STAT.
- HPLOAD DC DONE bit is set and the interrupt is triggered.
- 4. If HPLOAD_DC_ONCE bit has not been set, it is set. This bit is sticky until an HP unplug event has happened.

Once interrupted, the application processor services the interrupt by reading HPLOAD_DC_DONE_INT. At this point, another measurement process can be initiated by clearing and setting the HPLOAD_DC_START bit. The impedance measurement subsystem can also be turned off by clearing the HPLOAD_EN bit. HPLOAD_EN must be cleared (and confirmed by unmasked HPLOAD_OFF_INT) before enabling the headphone output or the alternate headphone input.

During the impedance measurement process, the following conditions trigger the error interrupt bits:

- The headphone load is not present or is unplugged before the impedance measurement is complete (HPLOAD_ UNPLUG_INT).
- The headphone load is out of range, as specified in Table 3-7 (HPLOAD OOR INT).
- The headphone load measurement process is started without HP being properly turned off (HPLOAD_HPON_INT).
- The AC headphone load measurement process is initiated before the HPLOAD_DC_ONCE bit is set (HPLOAD_NO_DC_INT).



The HPLOAD error interrupt bits are sticky. If any HPLOAD error interrupt bits are flagged, the RL_DC_STAT value should be treated as invalid.

4.5.2.1 AC Load Detection

The CS43131 can also measure the headphone load impedance in the frequency range of 20 Hz to 20 kHz. The required conditions before the measurement is similar to the low frequency load measurement, with one exception—HPLOAD_MEAS_FREQ is set at the frequency of interest. Refer to Section 7.5.14 and Section 7.5.15 for details.

After HPLOAD AC START bit is cleared and set:

- 1. HPLOAD_AC_BUSY bit is set
- The result of the measured resistance is reported in RL_AC_STAT.
- 3. HPLOAD_AC_DONE_INT is set and the interrupt is triggered.

For each headphone, the low-frequency load measurement must be performed (as indicated by the HPLOAD_DC_ONCE bit) before any impedance is measured at other frequencies. If the low-frequency load measurement is not performed and the process is initiated by pulsing the HPLOAD_AC_START bit low and high, the CS43131 can not generate a test signal and sets the HPLOAD_NO_DC_INT error interrupt bit. Any RL_AC_STAT value should be treated as invalid.

Once the measurement begins, a tone at the specified frequency is applied on the headphone load. Because the test tone is in the audio frequency range, it can be audible by the headphone user. It is recommended that the user system notify the headphone user of the expected events before initiating this measurement.

For each frequency, the measurement completion time is affected by the frequency of interest. The lower the frequency, the longer the measurement time. For the relationship between the frequency under test and the measurement time, the following applies:

- For frequencies under test less than 6 kHz or when the CS43131 comes out of reset, 10 periods of the test tone is the measurement time.
- For frequencies under test between 6 and 13 kHz, 20 periods of the test tone is the measurement time.
- For frequencies under test between 13 and 20 kHz, 30 periods of the test tone is the measurement time.

See Section 5.14.2 for example code of AC impedance measurement.

4.6 Clocking Architecture

4.6.1 Master Clock (MCLK) Sources

The MCLK is required by the CS43131 to operate any functionality associated with control, serial-port operation, or data conversion. Depending on the setting of MCLK_SRC_SEL (see p. 114), the MCLK can be provided by one of following methods:

- Sourced from a crystal oscillator between XTI/MCLK and XTO pins (see Fig. 4-12), then used directly as MCLK_INT
- Externally sourced through the XTI/MCLK input pin (see Fig. 4-13)
- PLL reference clock is provided through the XTI/MCLK input pin (see Fig. 4-13), then use internal PLL to convert into MCLK_INT



• Use internal RCO as MCLK. Note that for optimized power consumption, the HPIN input path is the only supported audio playback feature in this mode. This mode can also support HP detection and I²C communication. DAC playback and headphone impedance measurement functions are not supported.




Figure 4-12. System Clocking—Crystal Mode




Figure 4-13. System Clocking—External MCLK Mode

If XTAL is used, the supported crystal characteristics and frequencies are listed in Table 3-16. Based on the crystal selection, XTAL_IBIAS must be set properly before powering up. The XTAL_IBIAS information can be found in Section 5.3. PDN_XTAL is cleared to start the crystal oscillator. PDN_XTAL is set to power down the crystal oscillator. The XTAL_READY_INT and XTAL_ERROR_INT status bits indicate the status of crystal operation after power-up. At txTAL_pup after the crystal oscillator is powered up, if the crystal is started successfully and ready to be used, XTAL_READY_INT is set; if the crystal is started unsuccessfully, XTAL_ERROR_INT is set. The two bits are mutually exclusive when set. Both status bits have corresponding interrupt status bits and interrupt mask bits. To be informed on the crystal status at txTAL_pup after power-up, unmask both interrupts before powering up the crystal.

When the MCLK is supplied to the device through the XTI/MCLK pin, it must comply with the phase-noise mask shown in Fig. 4-14. Its frequency must be one of the nominal MCLK_INT frequencies (22.5792 or 24.576 MHz), and its duty cycle must be between 45% to 55%.




Figure 4-14. MCLK Phase Noise Mask Without PLL



When the PLL reference clock is supplied to the device through the XTI/MCLK pin, it must comply with the phase-noise mask shown in Fig. 4-15.




Figure 4-15. MCLK Phase Noise Mask With PLL

Further restrictions are listed in Table 4-3.

Table 4-3. MCLK Source Restrictions

Internal MCLK Source	MCLK_SRC_SEL	MCLK_INT	Restrictions
Direct MCLK	00	0	Nominal MCLK_INT frequency = 24.576 MHz
or XTAL			All specified CLKOUT frequencies (generated by PLL or XTAL) are supported
			CLKOUT outputs (/2, /3, /4, /8 divide) optionally
		1	Nominal MCLK_INT frequency = 22.5792 MHz
			All specified CLKOUT frequencies (generated by PLL or XTAL) are supported
			 CLKOUT outputs (/2, /3, /4, /8 divide) optionally
PLL	01	0	Nominal MCLK_INT frequency = 24.576 MHz
			 PDN_PLL = 0 and PLL properly configured to generate 24.576 MHz given reference input frequency on XTI/MCLK pin
			Only MCLK_INT on CLKOUT is supported on CLKOUT pin
			 CLKOUT outputs (/2, /3, /4, /8 divide) optionally
		1	Nominal MCLK_INT frequency = 22.5792MHz
			 PDN_PLL = 0 and PLL properly configured to generate 22.5792 MHz given reference input frequency on XTI/MCLK pin
			 Only MCLK_INT on CLKOUT is supported on CLKOUT pin
			CLKOUT outputs (/2, /3, /4, /8 divide) optionally
RCO	10	Х	 No MCLK_INT selection necessary. DAC playback is not supported. I2C port and HPIN_x pins are supported.




Figure 4-16. MCLK Source Switching

A source to MCLK_INT, either the XTAL (or external MCLK), PLL, or the RCO, must be provided as long as CS43131 is operating; otherwise, the CS43131 will enter a non-responsive state. The only way to recover from this non-responsive state is either through a reset or POR event. Switching MCLK sources during DAC operation causes audible artifacts, but does not put the device in an unrecoverable state. In an MCLK source-switching event, the destined clock source must be present and ready before switching occurs.

After POR or reset event, RCO is selected as default source of MCLK_INT.

4.6.1.1 Internal RC Oscillator

As described in Section 4.6.1, the CS43131 includes an internal RC oscillator that can be used as a clock source for peripheral circuit such as control port or charge pump.

4.7 Clock Output and Fractional-N PLL

The CS43131 clock output can be used as a master clock for other data-conversion or signal-processing components, which requires synchronous timing to the CS43131.

The CLKOUT output is enabled by clearing PDN CLKOUT.




Figure 4-17. CLKOUT Source Selection

Once enabled, CLKOUT is generated either from the internal crystal oscillator output (when used) or from the integrated fractional-N PLL; it can be selected by CLKOUT_SEL. CLKOUT_DIV can be used to set /2, /3, /4, or /8 to divide the selected clock source to targeted frequency.

4.7.1 Fractional-N PLL

The CS43131 has an integrated fractional-N PLL to support the clocking requirements of various applications. This PLL can be enabled or disabled by clearing or setting PDN_PLL bit. The input reference clock for the PLL is signal on XTI/ MCLK pin (crystal-generated or external-feed).



4.7.2 Fractional-N PLL Internal Interface

Fig. 4-18 shows how PLL operation can be configured.




Figure 4-18. Fractional-N PLL

Use Eq. 4-1 to calculate the PLL output frequency.

$$PLL_OUT = \frac{PLL_REF}{PLL_REF_PREDIV} \times \frac{PLL_DIV_INT + PLL_DIV_FRAC}{\frac{500}{512}} \times \frac{1}{PLL_OUT_DIV}$$

Equation 4-1. PLL Output Frequency Equation

PLL_REF source must be in range below:

PLL REF Source	PLL_REF_PREDIV Input		
FEE_KEI Source	Minimum	Maximum	
MCLK/XIN pin	9.6 MHz	26 MHz	

Table 4-4 lists common settings with XTAL input as PLL reference.

Table 4-4. PLL Configuration for Typical Use Case (XTAL as the PLL Reference)

XTAL (MHz)	PLL_REF_PREDIV (Divide-by Value)		PLL_ DIV_INT	PLL_DIV_FRAC	PLL_OUT_DIV	PLL_ MODE	PLL OUT (MHz)	PLL_CAL_ RATIO
22.5792	8	0x3	0x44	0x06 F700	0x08	0	24.576	139
24.576	8	0x3	0x49	0x80 0000	0x0A	1	22.5792	118

Table 4-5 lists common settings with MCLK input as PLL reference.

Table 4-5. PLL Configuration for Typical Use Case (XIN/MCLK as the PLL Reference)

XIN/MCLK (MHz)	PLL_REF_PREDIV (Divide-by Value)	PLL_REF_PREDIV (Setting)	PLL_DIV_INT	PLL_DIV_FRAC	PLL_OUT_DIV	PLL_ Mode	PLL_OUT (MHz)	PLL_CAL_ RATIO
11.2896	4	0x2	0x40	0x00 0000	0x08	1	22.5792	128
	4	0x2	0x44	0x06 F700	0x08	0	24.576	139
22.5792	8	0x3	0x44	0x06 F700	0x08	0	24.576	139
12.000	4	0x2	0x49	0x80 0000	0x0A	0	22.5792	120
	4	0x2	0x40	0x00 0000	0x08	0	24.576	131
24.000	8	0x3	0x49	0x80 0000	0x0A	0	22.5792	120
	8	0x3	0x40	0x00 0000	0x08	0	24.576	131
12.288	4	0x2	0x49	0x80 0000	0x0A	1	22.5792	118
	4	0x2	0x40	0x00 0000	0x08	1	24.576	128
24.576	8	0x3	0x49	0x80 0000	0x0A	1	22.5792	118
9.600	4	0x2	0x49	0x80 0000	0x08	0	22.5792	151
	4	0x2	0x50	0x00 0000	80x0	0	24.576	164



XIN/MCLK (MHz)	PLL_REF_PREDIV (Divide-by Value)	PLL_REF_PREDIV (Setting)	PLL_DIV_INT	PLL_DIV_FRAC	PLL_OUT_DIV	PLL_ MODE	PLL_OUT (MHz)	PLL_CAL_ RATIO
19.200	8	0x3	0x49	0x80 0000	0x08	0	22.5792	151
	8	0x3	0x50	0x00 0000	0x08	0	24.576	164
13.000	4	0x2	0x45	0x79 7680	0x0A	1	22.5792	111
	4	0x2	0x3C	0x7E A940	0x08	1	24.576	121
26.000	8	0x3	0x45	0x79 7680	0x0A	1	22.5792	111
	8	0x3	0x3C	0x7E A940	0x08	1	24.576	121

Note that in Table 4-4 and Table 4-5:

- · The PLL OUT DIV value must be even.
- PLL_OUT frequencies are at 22.5792 or 24.576 MHz. CLKOUT frequencies can be obtained by configuring the CLK_OUT_DIV value:

PLL_OUT	CLK_OUT_DIV (2)	CLK_OUT_DIV (3)	CLK_OUT_DIV (4)	CLK_OUT_DIV (8)
22.5792 MHz	11.2896 MHz	7.5264 MHz	5.6448 MHz	2.8224 MHz
24.576 MHz	12.288 MHz	8.192 MHz	6.144 MHz	4.096 MHz

PLL_ERROR_INT constantly monitors the PLL error status after PLL_START is set, assuming the PLL reference
input is stable and accurate.

4.7.2.1 Powering Up the PLLs

To power up the PLL, use the following default sequence:

- 1. Enable the PLL by clearing PDN_PLL.
- 2. Configure PLL_REF_PREDIV.
- 3. Configure PLL OUT DIV.
- Configure the three fractional factor registers, PLL_DIV_FRAC.
- 5. Set the integer factor, PLL_DIV_INT, to the desired value.
- 6. Configure PLL_MODE and PLL_CAL_RATIO.
- 7. After properly unmasked (clearing PLL_READY_INT_MASK and PLL_ERROR_INT_MASK), PLL_READY_INT, and PLL_ERROR_INT are used to monitor if PLL has been successfully started.
- 8. Turn on the PLL by setting PLL_START.

4.7.2.2 Powering Down the PLL

- 1. Clear PLL START to stop the PLL operation.
- 2. For further power saving, set PDN_PLL to disable the PLL block.

4.8 Filtering Options

To accommodate the increasingly complex requirements of digital audio systems, the CS43131 incorporates selectable filters in different playback modes.

For PCM/TDM mode, the following interpolation filtering options can be selected:

- · Fast roll-off and slow roll-off interpolation filter options.
- · In each option above, both low-latency and normal phase-compensation filtering options can be used.
- Nonoversampling (NOS) mode is provided, which minimizes the internal digital processing. Once NOS mode is set, the settings on the above two options are ignored.



The combination of the options results in five different filter combinations. The specifications for each filter can be found in Table 3-9, and response plots can be found in Section 9. These filters have been designed to accommodate a variety of musical tastes and styles. The PCM filter option register (see Section 7.5.2) is used to select filter options.

When in octuple-speed mode, the filter options above are not available and the internal digital processing is minimized. See the specification in Table 3-9 for filter characteristics.

The DSD processor mode uses a decimation-free DSD processing technique that allows for features such as matched PCM level output, DSD volume control, and 50-kHz on-chip filter.

4.9 Audio Serial Port (ASP)

The independent, highly configurable ASPs and auxiliary serial ports (XSPs) communicate audio data from other system devices, such as applications processors. Both ports can be configured to support common audio interfaces, TDM/I²S and left-justified (LJ).

ASP supports both PCM and DoP stream playback. XSP can only support DoP stream playback. For DAC playback, only one port needs to be enabled. Both ports are enabled only in specific application, such as PCM notification mixing with DSD/DoP content. Details regarding this application setup can be found in Section 4.12.

In this section, the reference to both ports is generalized as "xSP" to explain the common settings between the two ports.

4.9.1 Master and Slave Timing

Each serial port can operate as either the master of timing or as a slave to another device's timing. If xSP_M/\overline{S} is set, the serial port acts as a clock master. If xSP_M/\overline{S} is cleared, the serial port acts as a clock slave.

- In Master Mode, xSP_SCLK and xSP_LRCK are outputs derived from the internal MCLK.
- In Slave Mode, xSP_SCLK and xSP_LRCK are inputs. Although the CS43131 does not generate the interface timings in Slave Mode, the expected LRCK and SCLK format must be programmed in the same way as in Master Mode (see Table 3-20).
- In both modes, the serial port sample rate register (xSP_SPRATE) must be set per audio content before enabling the serial port.
- When using ASP for PCM playback, the audio serial port sample bit size register (ASP_SPSIZE) must be set per audio content before enabling the ASP.
- When using XSP or ASP for DoP playback, the serial port sample bit size register (XSP_SPSIZE or ASP_SPSIZE)
 must be set per audio content before enabling the XSP or ASP. Note that the XSP_SPSIZE or ASP_SPSIZE must
 reflect the length of both DSD marker bits together with audio bits.

4.9.2 Power-Up, Power-Down, and Tristate

The xSP has separate power-down and tristate controls (PDN_xSP and xSP_3ST) for input data paths, which minimizes power consumption if the input port is not used. xSP master/slave operation is controlled only by the xSP_M/S setting, irrespective of the PDN_xSP and xSP_3ST settings.

- PDN_xSP. If a serial port's SDIN functionality is not required, xSP can be powered down by setting PDN_xSP, which powers down the input data path and clocks of the serial port.
- xSP_3ST. In Master Mode, setting xSP_3ST tri-states the SCLK and LRCK clocks. Before setting an xSP_3ST bit, the associated serial port must be powered down and must not be powered up until the xSP_3ST bit is cleared. In Slave Mode, xSP_3ST does not affect the functionality of SCLK and LRCK clocks, given both pins are input pins.

4.9.3 I/O

The ASP port is associated with SDIN1, SCLK1, and LRCK1. The XSP port is associated with SDIN2, SCLK2, and LRCK2, which are shared with DSD interface:


SCLKx—Serial data shift clock



- LRCKx—Toggles at external sample rate (Fs_{ext}). LRCK (left/right, l²S) identifies each channel's (left or right) location in the data word when l²S format is used. LRCK identifies the start of each serialized data word. FSYNC (frame sync clock, TDM) identifies the start of each TDM frame.
- · SDINx—Serial data input

4.9.4 High-Impedance Mode

Serial ports can be placed on a clock bus that allows multiple masters without the need for external buffers. xSP_3ST bits place the internal buffers for the respective serial-port interface signals in a high-impedance state, allowing another device to transmit clocks without bus contention. When the CS43131 serial port is a timing slave, its SCLK and LRCK I/Os are always inputs and are thus unaffected by the xSP_3ST control. Fig. 4-19 shows the busing for CS43131 master timing serial-port use case.



Note: x = XSP or ASP

Figure 4-19. Serial Port Busing when Master Timed

4.9.5 Clock Generation and Control

The CS43131 has a flexible serial port clock generation subsystem that allows independent clocking of the two serial ports. When operating as a master port, the serial port provides a bit clock (xSP_SCLK) and a left-right/frame sync signal (xSP_LRCK/FSYNC).

Fig. 4-20 and Fig. 4-21 show the serial port clocking architecture.




Figure 4-20. xSP SCLK and MCLK Architecture



As shown in Fig. 4-20, the master-mode SCLK output for each serial port is derived from the internal MCLK. The SCLK output can be configured to various frequencies to accommodate many sample rates, sample sizes, and channel counts. The SCLK is output of a fractional divide from the internal MCLK input, where N is the numerator and M is the denominator.

Note: Depending on the chosen fractional divide configuration, the SCLK duty cycle can vary by one MCLK period.

Input and output SCLK polarity controls (xSP_SCPOL_IN and xSP_SCPOL_OUT) are also available. As shown in Fig. 4-20, if Master Mode is used, both polarity controls affect the SCLK used by the serial port module. For example, both polarity controls must be set (xSP_SCPOL_IN = xSP_SCPOL_OUT = 1) to invert the SCLK output and output data on the falling edge. In typical use cases, the values of xSP_SCPOL_IN equals xSP_SCPOL_OUT in each serial port. See Fig. 4-23 for example waveforms showing the various settings of the SCLK polarity controls.

Likewise, input and output LRCK polarity controls (xSP_LCPOL_IN and xSP_LCPOL_OUT) are available. In Master Mode, both LRCK polarity controls affect the LRCK used by the serial-port module as shown in Fig. 4-21. In typical-use cases, the value of xSP_LCPOL_IN equals xSP_LCPOL_OUT in each serial port.




Figure 4-21. xSP LRCK Architecture

As shown in Fig. 4-22, xSP_LCPR determines the LRCK/FSYNC period, in units of SCLK periods. The LRCK period effectively sets the length of the frame and the number of SCLK periods per Fs. Frame length may be programmed in single SCLK period multiples from a minimum of 16 SCLK:Fs up to 1536 SCLK:Fs.

The LRCK-high width (xSP_LCHI) controls the number of SCLK periods for which the LRCK signal is held high during each frame. Like the LRCK period, the LRCK-high width is programmable in single SCLK periods, from a minimum of one period to a maximum of the LRCK period minus one (and an absolute maximum of 768 SCLK periods). That is, LRCK-high width must be less than the LRCK period.





Figure 4-22. xSP LRCK Period, High Width



As shown in Fig. 4-23, if Serial Port 50/50 Mode is enabled (xSP_5050 = 1), the LRCK high duration must be programmed to the LRCK period divided by two (rounded down to the nearest integer when the LRCK period is odd). When the serial port is in 50/50 Mode, setting the LRCK high duration to a value other than half of the period results in erroneous operation.






Figure 4-23. xSP_LRCK Period, High Width, 50/50 Mode



Fig. 4-24 shows how LRCK frame start delay (xSP_FSD) controls the number of SCLK periods delay from the LRCK synchronization edge to the start of frame data.




Figure 4-24. LRCK FSD and SCLK Polarity Example Diagram

Table 4-6. Serial Port Clock Generation—Supported Configurations for 32 bits and 2 Channels

Frequency (MHz)	LRCK/FSYNC	SCLKs per	LRCK Frame	xSP_N[15:0]	VCD MI1E:01
i requericy (Wiriz)	Rate (kHz)	xSP_LCPR + 1	xSP_LCPR[10:0]	X3F_[4[13.0]	XSF_IM[13.0]
22.5792	32.000	64	63	40	441
	44.100	64	63	1	8
	48.000	64	63	20	147
	88.200	64	63	1	4
	96.000	64	63	40	147
	176.400	64	63	1	2
	192.000	64	63	80	147
	352.800	64	63	1	1
24.576	32.000	64	63	1	12
	44.100	64	63	147	1280
	48.000	64	63	1	8
	88.200	64	63	147	640
	96.000	64	63	1	4
	176.400	64	63	147	320
	192.000	64	63	1	2
	352.800	64	63	147	160
	384.000	64	63	1	1

Frequency (MHz)	LRCK/FSYNC SCLKs per LRCK Frame			xSP_N[15:0]	xSP_M[15:0]	
riequelicy (MITZ)	Rate (kHz)	xSP_LCPR + 1	xSP_LCPR[10:0]	X3P_N[15.0]	X3F_W[13.0]	
22.5792	32.000	128	127	80	441	
	44.100	128	127	1	4	
	48.000	128	127	40	147	
	88.200	128	127	1	2	
	96.000	128	127	80	147	
	176.400	128	127	1	1	
24.576	32.000	128	127	1	6	
	44.100	128	127	147	640	
	48.000	128	127	1	4	
	88.200	128	127	147	320	
	96.000	128	127	1	2	
	176.400	128	127	147	160	
	192.000	128	127	1	1	

Table 4-7. Serial Port Clock Generation—Supported Configurations for 32-bits and 4-Channels

4.9.6 Channel Location and Size

Each serial-port channel has a programmable location offset (xSP_RX_CHn). Channel location is programmable in single SCLK period resolution. When set to the minimum location offset, the channel transmits or receives on the first SCLK period of a new frame.

Channel size is programmable in byte resolution from 8 to 32 bits using xSP_RX_CHn_RES. Channel size and location must not be programmed such that channel data extends beyond the frame boundary. Size and location must not be programmed such that data from a given SCLK period is assigned to more than one channel. The example in Fig. 4-25 shows channel location and size.





Figure 4-25. Example Channel Location and Size

4.9.7 Frame Start Phase

The serial port can start a frame when $xSP_LRCK/FSYNC$ is high or low, depending on xSP_STP . In typical TDM use cases, a frame starts when FSYNC is high ($xSP_STP = 1$).



 If xSP_STP = 0, the frame begins when LRCK/FSYNC transitions from high to low. See Fig. 4-26 for an example in 50/50 mode. The TDM Mode behaves similarly.



Note: This diagram assumes $xSP _FSD = 0$.

Figure 4-26. Example 50/50 Mode (ASP_STP = 0)

• If xSP_STP = 1, the frame begins when LRCK/FSYNC transitions from low to high. See Fig. 4-27 for an example in 50/50 mode. TDM mode is similar.




Figure 4-27. Example 50/50 Mode (ASP_STP = 1)

4.9.8 50/50 Mode

In typical two-channel I²S operation (50/50 Mode, xSP_5050 = 1), the LRCK duty cycle is 50%, and each channel is transferred during one of the two LRCK phases. In this mode, each serial port channel can be independently programmed to output when LRCK/FSYNC is high or low; this is called the *channel-active phase*.

If the active-phase control bit (xSP_RX_CHn_AP) is set, the respective channel is output when LRCK/FSYNC is high. If xSP_RX_CHn_AP is cleared, the respective channel is output if LRCK/FSYNC is low. Examples of each setting of xSP_RX_CHn_AP are shown in Fig. 4-26 and Fig. 4-27.

In 50/50 Mode, the channel location (see Section 4.9.6) is calculated within the channel-active phase. If there are N bits in a frame, the location of the last bit of each active phase is equal to (N/2) - 1.

Note: If xSP_5050 is set, xSP_LCHI must be programmed to half of xSP_LCPR for a 50% duty cycle. Also, only two channels can be enabled for the corresponding serial port.



4.9.9 Serial Port Status

Each serial port has five status bits. Each bit is sticky and must be read to be cleared. The status bits have associated mask bits to mask setting the INT pin when the status bit sets. A brief description of each status bit is shown in Table 4-8.

Table 4-8. Serial Port Status

Name	Description	Register Reference
Request Overload	Set when too many input buffers request processing at the same time. If all channel size and location registers are properly configured to non-overlapping values, this error status must never set.	ASP_OVFL_INT p. 134 XSP_OVFL_INT p. 135
LRCK Error	Logical OR of LRCK early and LRCK late (see below).	ASP_ERROR_INT p. 135 XSP_ERROR_INT p. 135
LRCK Early	Set when the number of SCLK periods per LRCK phase (high or low) is less than the expected count as determined by xSP_LCPR and xSP_LCHI.	ASP_EARLY_INT p. 135 XSP_EARLY_INT p. 135
	Note: The Rx LRCK early interrupt status is set during the first receive LRCK early event. Subsequent receive LRCK early events are not indicated until after valid LRCK transitions are detected.	
LRCK Late	Set when the number of SCLK periods per LRCK phase (high or low) is greater than the expected count as determined by xSP_LCPR and xSP_LCHI.	ASP_LATE_INT p. 135 XSP_LATE_INT p. 135
No LRCK	Set when the number of SCLK periods counted exceeds twice the value of LRCK period (xSP_LCPR) without an LRCK edge.	ASP_NOLRCK_INT p. 135 XSP_NOLRCK_INT p. 135
	The Tx No LRCK interrupt status is set during the first instance of a no transmit LRCK condition. Subsequent no transmit LRCK conditions are not indicated until after valid LRCK transitions are detected.	

4.9.10 Serial Port Clock Pin Status

There are various control bits available that affect the output state of the serial port clock and data pins. Table 4-9 summarizes the possible states depending on these bit settings.

Table 4-9. xSP_SCLK and xSP_LRCK/FSYNC Pin States

xSP_3ST	xSP_M/S	PDN_xSP	xSP_SCLK Pin State	xSP_LRCK/FSYNC Pin State
1	Х	Х	Hi-Z with weak pull-down	Hi-Z with weak pull-down
0	0	х	Hi-Z with weak pull-down	Hi-Z with weak pull-down
0	1	0	Active	Active
0	1	1	Inactive	Inactive 1

^{1.}If xSP_LCPOL_OUT is set, xSP_LRCK/FSYNC inactive output is high. If xSP_LCPOL_OUT is cleared, xSP_LRCK/FSYNC inactive output is low.


4.9.11 DoP (DSD over PCM) Mode

DoP is a protocol for packetizing DSD data into a PCM frame for transmission over an existing I²S interface. The ASP or XSP can accept DSD data in DoP format.

To use the DoP interface in Slave Mode, if MCLK_INT = 22.5792 MHz, the DoP interface clocks are required to be synchronous to MCLK_INT.



Each sample is 24 bits, as shown in Fig. 4-28, where the 8 most significant bits are used for the DSD marker and alternate with each sample between 0x05/0xFA. Each channel within a sample contains the same marker. The remaining 16 lower bits are then used for the DSD data, with the first or oldest bit in Slot t0.



Data Stream Example of Stereo DoP

Figure 4-28. DoP Data Sample and Stereo Stream Example

Each PCM frame is assigned to a specific channel (left or right), and when used for DSD streaming, each PCM frame contains only DSD data corresponding to its assigned channel. The CS43131 unpacks the received DoP data and reforms it into a DSD stream to feed the internal DSD data paths.

It includes the following features:

- 24 bits per PCM data sample
- I2S format is supported
- DoP data is unpacketed internally for DSD playback
- Clock Master and Slave Mode
- Up to 128•Fs DSD stream
 - Accepts a 64•Fs DSD stream with LRCK@176.4 kHz
 - Accepts a 128•Fs DSD stream with LRCK@352.8 kHz

To enable DoP interface on the ASP to take in DSD source:

- 1. Configure the ASP per clocking/format required by DoP content.
- 2. Configure DSD_SPEED per DoP content.
- 3. Set DSD PRC SRC = 10 and DSD EN = 1.

4.10 DSD Interface

The DSD interface is enabled or disabled by PDN_DSDIF bit. When cleared, the DSD data interface is enabled. When using this interface, the DSD interface clock can be mastered by the CS43131 (DSD_M/SB=1). If set to Master Mode, DSDCLK toggles if both PDN_DSDIF and XSP_3ST bits are cleared, and DSD_EN is set.

If the DSD interface clock is slaved (DSD_M/SB=0), when MCLK_INT is set as 22.5792 MHz, DSDCLK is required to be synchronous to MCLK_INT. The DSDCLK can be derived by either:

- Exporting 1/2, 1/4, or 1/8 the frequency of the CS43131 crystal to CLKOUT, or
- Sourcing MCLK INT and DSDCLK from the same external clock source



The DSD_EN bit, when set, is used to configure the device for processing DSD sources. DSD_PRC_SRC configures the DSD interface used for feeding into the DSD processor. DSD_SPEED specifies if a 64•Fs, 128•Fs, or 256•Fs DSD stream is provided. If PDN_DSDIF = 0 and DSD_M/SB = 1, DSD_SPEED determines the DSDCLK clock frequency generated. When configuring the DSD interface, follow these steps:

- 1. Configure the DSD_M/SB, DSD_SPEED, DSD_PRC_SRC, and XSP_3ST.
- 2. Release PDN DSDIF.
- 3. Enable DSD EN.

The DSD_PM_EN bit selects phase modulation (data plus data inverted) as the style of data input. In this mode, the DSD_PM_SEL bit selects whether a 2x or 1x data rate clock is used for phase-modulated data (see Fig. 4-29). Use of phase modulation mode may not directly affect the performance of the CS43131, but may lower the sensitivity of other board-level components to the DSD data signals. Note that phase modulation mode is supported only for DSD 64•Fs and DSD 128•Fs data rates. If the 2x data rate mode is used, DSD_INV_B and DSD_INV_A need to be set before the mode is enabled. After the 2x data rate mode is disabled, DSD_INV_B and DSD_INV_A need to be cleared appropriately.

The CS43131 can detect overmodulation errors in the DSD data that do not comply to the SACD specification. Setting INV_DSD_DET enables detection of overmodulation errors. This condition is reported through the DSD_INVAL_A_INT and DSD_INVAL_B_INT status bits. Overmodulated DSD data is converted as received without intervention, but performance at these levels cannot be guaranteed. Setting STA_DSD_DET allows the CS43131 to mute a DSD stream that is stuck at 1 or 0. This condition is reported through the DSD_STUCK_INT status bit. See Section 7.6.5 for descriptions of the DSD error reporting bits.

More information for these register bits can be found in Section 7.

The DSD input structure and analog outputs are designed to handle a nominal 0 dB-SACD (50% modulation index) at full-rated performance. When 0 dB-SACD and 0 dBFS PCM need to be level matched, DSD_ZERODB must be set. In this mode, signals of +3-dB SACD may be applied for brief periods of time; however, performance at these levels is not guaranteed. If sustained levels approaching +3-dB SACD levels are required, DSD_ZERODB must be cleared, which matches a +3-dB SACD output level.




Figure 4-29. DSD Phase Modulation Mode Diagram



4.11 DSD and PCM Mixing

For mobile application, the CS43131 provides a feature for mixing in PCM notification during DSD playback, with the setup in Table 4-10.

PC	M Input Confi	guration		DSD Input Configurat	ion
I2S or TDM on	44.1 kHz	Master	DSD on DSD IF	2.8224, 5.6448, or	Master
ASP		Slave ¹		11.2896 MHz on DSDCLK	Slave ¹
		Master	DoP on XSP	176.4 or 352.8 kHz	Master
		Slave 1			Slave ¹

Table 4-10. Mixing Configurations Supported by the CS43131

It is assumed that the DSD path has been properly configured for DSD playback.

During normal DSD playback, the ASP can be shut down. At the PCM notification event, the ASP must be properly configured to receive PCM samples at 44.1 kHz. After the ASP subclocks are running, set MIX_PCM_PREP to indicate to the CS43131 that the PCM mixing event is imminent. After 1.6 ms, MIX_PCM_DSD can be safely set to initiate the mixing process. After the PCM notification mixing is complete, clear both MIX_PCM_DSD and MIX_PCM_PREP at the same time. If desired, the ASP can be shut down to save power.

When mixing, use both PCM and DSD volume controls to attenuate the signal content on both paths (e.g., at least –6-dB attenuation on each) to avoid clipping on the mixing product. Use PCM_VOLUMEx to adjust the PCM path and DSD_VOLUMEx to adjust the DSD path. All the signal path settings apply to both path's individual settings.




Figure 4-30. PCM and DSD Mixing Signal Flow

4.12 Standard Interrupts

The interrupt output pin, \overline{INT} , is used to signal the occurrence of events within the device's interrupt status registers. Events can be masked individually by setting corresponding bits in the interrupt mask registers. Table 4-11 lists interrupt status and mask registers. The configuration of mask bits determines which events cause the immediate assertion of INT:

- When an unmasked interrupt status event is detected, the status bit is set, and INT is asserted.
- When a masked interrupt status event is detected, the interrupt status bit is set, but INT is not affected.

Once INT is asserted, it remains asserted until all status bits that are unmasked and set have been read. Interrupt status bits are sticky and read-to-clear. Once set, they remain set until the register is read and the associated interrupt condition is not present. If a condition is still present and the status bit is read, although INT is deasserted, the status bit remains set.

To clear status bits set due to the initiation of a block, all interrupt status bits must be read after the corresponding module is enabled and before normal operation begins. Otherwise, unmasking these previously set status bits causes assertion of INT.

Interrupt source bits are set when edge-detect interrupts is detected, and they remain set until the register is read and the condition that caused the bit to assert is no longer present.

^{1.} The ASP/XSP subclocks and DSDCLK are required to be synchronous.



Fig. 4-31 shows sticky-bit behavior.




Figure 4-31. Example of Rising-Edge-Sensitive, Sticky, Interrupt-Status-Bit Behavior

Table 4-11. Interrupts Events and Register Bit Fields

Interrupt	Register Bit Field	Interrupt Mask Field
DAC overflow	DAC_OVFL_INT	DAC_OVFLINT_MASK
HP unplug detect	HPDETECT_UNPLUG_INT	HPDETECT_UNPLUG_INT_MASK
HP plug detect	HPDETECT_PLUG_INT	HPDETECT_PLUG_INT_MASK
XTAL is ready	XTAL_READY_INT	XTAL_READY_INT_MASK
XTAL error detected	XTAL_ERROR_INT	XTAL_ERROR_INT_MASK
ASP overload	ASP_OVLD_INT	ASP_OVLD_INT_MASK
ASP error	ASP_ERR_INT	ASP_ERR_INT_MASK
ASP late	ASP_LATE_INT	ASP_LATE_INT_MASK
ASP early	ASP_EARLY_INT	ASP_EARLY_INT_MASK
ASP no LRCK	ASP_NOLRCK_INT	ASP_NOLRCK_INT_MASK
XSP overload	XSP_OVLD_INT	XSP_OVLD_INT_MASK
XSP error	XSP_ERR_INT	XSP_ERR_INT_MASK
XSP late	XSP_LATE_INT	XSP_LATE_INT_MASK
XSP early	XSP_EARLY_INT	XSP_EARLY_INT_MASK
XSP no LRCK	XSP_NOLRCK_INT	XSP_NOLRCK_INT_MASK
PLL is ready	PLL_READY_INT	PLL_READY_INT_MASK
PLL error detected	PLL_ERROR_INT	PLL_ERROR_INT_MASK
Power down done	PDN_DONE_INT	PDN_DONE_INT_MASK
HP load error: DC measurement is not performed before AC measurement is initiated	HPLOAD_NO_DC_INT	HPLOAD_NO_DC_INT_MASK
HP load error: HP is unplugged during the measurement process	HPLOAD_UNPLUG_INT	HPLOAD_UNPLUG_INT_MASK
HP load error: PDN_HP is not properly set before HP load measurement is started	HPLOAD_HPON_INT	HPLOAD_HPON_INT_MASK
HP load error: out of range result is measured	HPLOAD_OOR_INT	HPLOAD_OOR_INT_MASK
HP load AC detection done	HPLOAD AC DONE INT	HPLOAD_AC_DONE_INT_MASK
HP load DC detection done	HPLOAD_DC_DONE_INT	HPLOAD_DC_DONE_INT_MASK
HP load state machine turned off properly	HPLOAD_OFF_INT	HPLOAD_OFF_INT_MASK
HP load state machine turned on properly	HPLOAD_ON_INT	HPLOAD_ON_INT_MASK
DSD stuck Error	DSD_STUCK_INT	DSD_STUCK_INT_MASK
DSD channel A invalid error	DSD_INVAL_A_INT	DSD_INVAL_A_INT_MASK
DSD channel B invalid error	DSD_INVAL_B_INT	DSD_INVAL_B_INT_MASK
DSD channel A silence pattern detected	DSD_SILENCE_A_INT	DSD_SILENCE_A_INT_MASK
DSD channel B silence pattern detected	DSD_SILENCE_B_INT	DSD_SILENCE_B_INT_MASK
DSD rate error detected	DSD_RATE_INT	DSD_RATE_INT_MASK
DoP marker detected	DOP_MRK_DET_INT	DOP_MRK_DET_INT_MASK
DoP engine on	DOP_ON_INT	DOP_ON_INT_MASK
l .	1	1



4.13 Control Port Operation

The control port is used to access control registers and on-chip memory locations, allowing the device to be configured for desired operational modes and formats. Control port operation may be completely asynchronous with respect to the audio sample rates. However, to avoid potential interference problems, control port pins must remain static if no operation is required.

The control port operates using a I²C interface with the CS43131 acting as a slave device. Device communication must not begin until t_{PUD} (refer to Table 3-22) after power conditions are ready and RESET is released.

4.13.1 I²C Control Port Operation

The I²C control port operates completely asynchronously with the audio sample rates. However, to avoid interference problems, the I²C control-port pins must remain static if no operation is required.

The control-port uses the I²C interface, with the chip acting as a slave device. The I²C control port can operate in the following modes:

- Standard Mode (SM), with a bit rate of up to 100 kbit/s
- Fast Mode (FM), with a bit rate of up to 400 kbit/s
- Fast Mode Plus (FM+), with a bit rate of up to 1 Mbit/s

SDA is a bidirectional data line. Data is clocked into and out of the CS43131 by the SCL clock. Fig. 4-32, Fig. 4-33, and Fig. 4-34 show signal timings for read and write cycles. A Start condition is defined as a falling transition of SDA while SCL is high. All other transitions of SDA must occur while SCL is low. Note that when HP_IN_LP is set, only SM and FM modes are supported.

To configure the last two bits of I²C address, CS43131 detects the ADR resistor connection type and measures the resistance upon a device power up (POR event) or after a hardware reset event (RESET deasserted). Based on the detected resistance, the I²C address is latched and cannot be changed until the next hardware reset event. The I²C address configuration is not ready until t_{PUD} after the hardware reset event. During this period, the CS43131 does not respond to any user-issued I²C command. After configuration, the IC tristates the ADR pin and becomes high impedance internally to avoid a constant bias current.

To directly connect the ADR pin and ground, the last two bits of the I²C address are configured as the default 00. For the other options, use a resistor (with 5% accuracy) as suggested in the Table 4-12.

Connection Type	Resistor Value (Ω)	Last Two Bits of I ² C Address
Pull-up to VL	0	11
Pull-up to VL	4990	10
Pull-down to GND	4990	01
Pull-down to GND	0	00 (Default)

Table 4-12. I2C Address Configurations

If the operation is a write, the 3 bytes after the chip address are the memory address pointer (MAP) that select the address of the register to be read or written to next. The byte following the MAP is the control byte. Bit[0] of the control byte, INCR, selects whether autoincrementing is to be used (INCR = 1), allowing successive reads or writes of consecutive registers. Bits[2:1] of the control byte indicate the size of the data for the autoincrement to be acted on. Table 4-13 explains the format for the I²C control byte.

Table 4-13. I²C Control-Byte Format

Bit	Name	Description		
7:3	_	Reserved		
		Default: 0		
2:1	SIZE	Register access width. Specifies the width of the register access.		
		00 8-bit (1 byte) 01–11 Reserved		

Table 4-13.	I2C	Control-B	yte Format	(Cont.)
-------------	-----	-----------	------------	---------

Bit	Name	Description
0	INCR	Setting this bit allows the MAP address to autoincrement. The MAP address automatically increments every SIZE + 1 bytes accessed consecutively. 0 Disabled 1 Enabled

Each byte transferred on the I²C bus is separated by an acknowledge (ACK) bit. The CS43131 acknowledges each input byte read from the host, and the host must acknowledge each byte transmitted from the CS43131.

For write operations, the data bytes following the MAP byte are written to the CS43131 register addresses pointed to by the last received MAP address, plus however many autoincrements have occurred. Fig. 4-32 shows a write pattern with autoincrementing.




Figure 4-32. Control Port Timing, I2C Writes with Autoincrement (8-bit Data Access)

For read operations, the contents of the register pointed to by the last received MAP address (plus however many autoincrements have occurred if INCR was previously set) are output in the next byte. Fig. 4-33 shows a read pattern following the write pattern in Fig. 4-32. Notice how read addresses are based on the MAP bytes from Fig. 4-32.




Figure 4-33. Control Port Timing, I²C Reads with Autoincrement (8-Bit Data Access)



To generate a read address not based on the last received MAP address, an aborted write operation can be used as a preamble (see Fig. 4-34). Here, a write operation is aborted (after the ACK for the control byte) by sending a Stop condition.




Figure 4-34. Control Port Timing, I2C Reads with Preamble and Autoincrement (8-Bit Data Access)



4.14 Programmable Filter

In the CS43131, there are a series of programmable filters which is open for user's customization. The filter coefficients can be programmed for altering frequency response or other characteristics to fit the design intention. The filter runs at the input sample rate as set by xSP. This feature is intended to be used for normal PCM playback under single-, double-, and quad-speed settings. (If operating at 192 kHz, MCLK_INT is required to be at 24.576 MHz.) For WBF mode and impedance measurement mode, the filter should be properly turned off.

The filter series are composed of 1 first-order IIR system (FOS) and 3 second-order IIR system (SOS), which effectively is a seventh-order system. FOS and SOS structures are illustrated as in Fig. 4-35 and Fig. 4-36, respectively. Any filter stage can be chosen to be either utilized or bypassed through coefficient settings. Each stage is represented by filter coefficients, which is accessed through I²C writes. The filter coefficients are located in register address 0x09 000C to 0x09 0041. Each coefficient is comprised of a most-significant byte, a least-significant byte, and a sign byte.




Figure 4-35. First-Order IIR System




Figure 4-36. Second-Order IIR System

The filter can only be programmed when PDN_HP is set. Program the filter coefficients when PDN_HP is cleared will result in non-expected behavior.

To properly enable each filter's coefficients, after the coefficients is programmed in control port, user enable the control port filter coefficients through registers Programmable Filter Control 1 and Programmable Filter Control 2. When user not using the programmable filters, the filter should be disabled properly.



5 Applications

This section provides recommended application procedures and instruction sequences for standard CS43131 operations.

5.1 PLL Clocking

Data-path logic is in the MCLK_INT domain, where MCLK_INT is expected to be 22.5792 or 24.576 MHz. For clocking scenarios in which the external system MCLK provided to CS43131 is neither 22.5792 nor 24.576 MHz, the PLL must be turned on to provide the desired internal MCLK. At start up, the system uses RCO as the internal MCLK for PLL programming over I²C and switches to the PLL output after it settles. PLL start-up time is a maximum of 1 ms.

5.2 Power Sequencing

Note the following for power-up sequencing on the CS43131:

- · VP must be powered up first.
- All other supplies can come up in any order before RESET is released.

Note the following for power-down sequencing on the CS43131:

- After RESET is asserted, VA/VCP/VL/VD can be removed in any order.
- · VP must be powered down last.

5.3 Crystal Tuning

The CS43131 uses an external crystal as the source for internal MCLK. Refer to Table 3-16 for the load capacitance that is supported by CS43131. Table 5-1 lists supported crystals that meet the requirements for CS43131 and also shows also shows the XTAL IBIAS settings for different crystals.

Manufacturer ¹	Part Number ¹	Frequency (MHz)	Bias Current Strength (µA)	Crystal Setting Register (0x20052)
River Electronics	FCX-06-22.5792J51933	22.5792	12.5	0x04
	FCX-06-24.5760J51930	24.576	7.5	0x06
NDK	NX2016SA 22.5792M EXS00A-CS09116	22.5792	15	0x02
	NX2016SA 24.576M EXS00A-CS09117	24.576		
TXC	8Y22570001	22.5792	12.5	0x04
	8Y24570001	24.576		

Table 5-1. Example List of Supported Crystals

The crystal setting register (0x20052) must be set appropriately based on the crystal used.

The frequency at which the crystal eventually oscillates can be calculated using the formula below:

$$F_{osc} = 1/(2*\pi*sqrt[Lm*(C_m (C_0+C_1))/(C_m+C_0+C_1)])$$

where

L_m = motional inductance of crystal

C_m = motional capacitance of crystal

 C_0 = shunt capacitance

 C_1 = load capacitance

Trace capacitance and pad capacitance (approximately 0.5 pF) must also be taken into account while calculating the value of the load capacitors. Below are the steps to tune the crystal to the correct frequency:

1. Select load capacitor values that match the load capacitance spec in crystal manufacturer's data sheet.

^{1.} Contact your local Cirrus Logic representative for a list of supported manufacturers and part numbers.



- 2. Power up and verify communication with CS43131. If there is no communication, it is possible that the crystal did not start. Check power rails and load capacitance and try again.
- 3. Clear PDN_CLKOUT in the Power Down Control (0x20000) register. This sets the clock output at MCLK_INT/2 frequency from CLKOUT pin.
- 4. Measure the frequency and verify that it is within acceptable range of the desired frequency. If yes, continue normal operation. If not, power down the chip, change the load capacitor values and go back to step 2.

Note: These steps need to be performed only once per PCB.

5.4 Alert Mixing Shutdown

To prevent a DSD mute pattern from turning off the DAC while mixing DSD data with PCM data, turn off the auto mute by clearing the DSD_AMUTE bit.

5.5 Enable/Disable Alternate Headphone Path (HPINx)

If the user decides to use the HPINx path, the following sequences must be followed to enable/disable the alternate headphone path (HPINx).

5.5.1 HPINx Alternate Headphone Path Enable Sequence

To enable the HPINx path, follow the sequence in Ex. 5-1.

Example 5-1. HPINx Enable Sequence

TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
Enable headphone input	HP Output Control 1. 0x80000	0x38	
	HP_CLAMPA HP_CLAMPB OUT_FS HP_IN_EN HP_IN_LP Reserved +1dB_EN	0 0 11 1 0 0	Function disabled Function disabled Headphone output voltage setting is irrelevant Enable HPIN switch Function disabled
Wait for 1.1 ms.			
Enable low power mode	HP Output Control 1. 0x80000	0x3C	
	HP_CLAMPA HP_CLAMPB OUT_FS OUT_FS HP_IN_EN HP_IN_LP Reserved +1dB_EN	0 0 11 1 1 0 0	Function disabled Function disabled Headphone output voltage setting is irrelevant Enable HPIN switch Function enabled

5.5.2 HPINx Disable Sequence

To disable the HPINx path, follow the sequence in Ex. 5-2. For pop-free operation, the audio input must be completely ramped down before executing this sequence.

Example 5-2. HPINx Disable

TASK	REGISTER/BIT FIELDS	VALUE	Description
	HP Output Control 1. 0x80000	0x38	
mode	HP_CLAMPA	0	Function disabled
	HP_CLAMPB	0	Function disabled
	OUT_FS	11	Headphone output voltage setting is irrelevant
	HP ĪN EN	1	Enable HPIN switch
	HP ⁻ IN ⁻ LP	0	Function disabled
	Reserved	0	
	+1dB_EN	0	



TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
Disable headphone input	HP Output Control 1. 0x80000	0x30	
	HP_CLAMPA	0	
	HP_CLAMPB	0	
	OUT_FS	11	
	HP_IN_EN	0	Disable HPIN
	HP IN LP	0	
	Reserved	0	
	+1dB_EN	0	

5.6 Headphone Power Down Sequences

Examples of power down sequences for PCM and DSD are shown in Ex. 5-3 and Ex. 5-4, respectively. Follow the stated sequence every time to shut down the headphone output. The sequence assumes that the PDN_DONE_INT interrupt bit is unmasked.

5.6.1 PCM Power Down Sequence

Example 5-3. PCM Power Down Sequence

STEP	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Enable PDN_DONE	Interrupt Mask 1. 0xF0010	data(0xF0010)	
	interrupt		AND (0xFE)	
		DAC_OVFL_INT_MASK	Х	
		HPDETECT PLUG INT MASK	X	
		HPDETECT_UNPLŪG_INT_MASK	x	
		XTAL_READTY_INT_MASK	X	
		XTAL_ERROR_INT_MASK	X	
		PLL_READY_INT_MASK PLL_ERROR_INT_MASK	X	
		PDN_DONE_INT_MASK	X 0	Enable PDN DONE interrupt
	Davies davis essellées			_
2	Power down amplifier	Power Down Control. 0x20000	data(0x20000) OR (0x10)	
		DDM VOD		
		PDN_XSP PDN_ASP	X	
		PDN_ASP PDN_DSDIF	X	
		PDN HP	X 1	Turn off HP
		PDN XTAL	×	Tam on th
		PDN PLL	×	
		PDN_CLKOUT	X	
		Reserved	X	
3	Wait for interrupt. Check fo	r PDN_DONE_INT = 1 in Interrupt Status 1 r	egister (0xF0000).	
4	Power down ASP	Power Down Control. 0x20000	data(0x20000)	
			OR (0x40)	
		PDN XSP	X	
		PDN ASP	1	Turn off ASP
		PDN_DSDIF	Х	
		PDN_HP	X	
		PDN_XTAL	X	
		PDN_CLKCLIT	X	
		PDN_CLKOUT Reserved	X X	
		Neserveu	X	

5.6.2 DSD Power Down Sequence

Example 5-4. DSD Power Down Sequence

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Enable PDN_DONE interrupt	Interrupt Mask 1. 0xF0010	data(0xF0010) AND (0xFE)	
		DAC_OVFL_INT_MASK	х	
		HPDĒTECT_PLŪG_INT_MASK	X	
		HPDETECT_UNPLŪG_INT_MASK	X	
		XTAL_READY_INT_MASK	X	
		XTAL_ERROR_INT_MASK	X	
		PLL_READY_INT_MASK	X	
		PLL_ERROR_INT_MASK	X	
		PDN_DONE_INT_MASK	0	Enable PDN_DONE interrupt



STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
2	Power down amplifier	Power Down Control. 0x20000	data(0x20000) OR (0x10)	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	x x x 1 T x x x	urn off HP
3	Wait for interrupt. Check	for PDN_DONE_INT = 1 in Interrup	t Status 1 register (0xF0000).	
4	Power down XSP/ASP/ DSDIF interfaces	Power Down Control. 0x20000	data(0x20000) OR (0xE0)	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	1 1 1 x x x x	

5.7 Headphone Power-Up Sequence

An example of the power-up sequence for PCM and DSD are shown in Ex. 5-5 and Ex. 5-6, respectively. Follow the stated sequence every time to power up the headphone output.

5.7.1 PCM Power-Up Sequence

Example 5-5. PCM Power-Up Sequence

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Pop-free power-up settings	0x10010	0x99	
		0x80032	0x20	
2	Power on appropriate interface	ce. Power Down Control. 0x20000	data (0x20000) AND (0xBF)	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	x 0 x x x x x x	Power up ASP
3	Power on amplifier	Power Down Control. 0x20000	data (0x20000) AND (0xEF)	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	x x x 0 x x x	Power up HP
4	Wait for 12 ms			
5	Restore default settings	0x80032	0x00	
		0x10010	0x00	



5.7.2 DSD Power-Up Sequence

Example 5-6. DSD Power-Up Sequence

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Pop-free power-up settings	0x10010	0x99	
		0x80032	0x20	
2	Power on appropriate interfac	e.Power Down Control. 0x20000	data (0x20000) AND (0xHH)	For DoP on XSP, HH = 7F. For DoP on ASP, HH = BF. For DSD interface, HH = DF.
		PDN_XSP PDN_ASP PDN_ASP PDN DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	B B X X X X X	Enable XSP, ASP, or DSDIF interface
3	Power on amplifier	Power Down Control. 0x20000	data (0x20000) AND (0xEF)	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	x x x 0 x x x	Power up HP
4	Wait for 12 ms			
5	Restore default settings	0x80032 0x10010	0x00 0x00	

5.8 Power-Down Sequence in External VCPFILT Mode

These sequences allow the CS43131 to be powered down in external VCPFILT mode without any audible pops.

5.8.1 PCM Pop-Free Power-Down Sequence in External VCPFILT Mode

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Pop-free power-down settings	0x10010	0x99	
		0x80046	0x21	
2	Mute both channels	PCM Path Signal Control 1. 0x90003	data(0x90003)	
		•	OR (0x03)	
		PCM RAMP DOWN	Х	
		PCM_VOL_BEQA	X	
		PCM_SZC	XX	
		PCM_AMUTE	X	
		PCM_AMUTEBEQA	X	
		PCM_MUTE_A	1	Channel A is muted
		PCM_MUTE_B	<u> </u>	Channel B is muted
3	Wait 150 ms for mute to occur			
4	Enable PDN_DONE interrupt	Interrupt Mask 1. 0xF0010	data(0xF0010)	
			AND (0xFE)	
		DAC_OVFL_INT_MASK	Х	
		HPDĒTECT PLŪG INT MASK	Х	
		HPDETECT UNPLUG INT MASK	Х	
		XTAL_READY_INT_MASK	X	
		XTAL_ERROR_INT_MASK	Х	
		PLL_READY_INT_MASK	Х	
		PLL_ERROR_INT_MASK	X	Frankla DDN DONE interment
		PDN_DONE_TNT_MASK	0	Enable PDN_DONE interrupt
5	Power down amplifier	Power Down Control. 0x20000	data(0x20000)	
			OR (0x10)	
		PDN_XSP	Х	
		PDN_ASP	X	
		PDN_DSDIF	X	
		PDN_HP	1	
		PDN_XTAL	X	
		PDN_CLKOUT	X	T # LID
		PDN_CLKOUT Reserved	X X	Turn off HP
	Mait for intermed Object for BBN BC			
6	vvait for interrupt. Check for PDN_DC	ONE_INT = 1 in Interrupt Status 1 register (0xF)	JUUU).	



7 Pow	ver down ASP	Power Down Control. 0x20000	data(0x20000) OR (0x40)	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	x 1 x x x x x	Turn off ASP
8 Unm	nute both channels	PCM Path Signal Control 1. 0x90003	data(0x90003) AND (0xFC)	
		PCM_RAMP_DOWN PCM_VOL_BEQA PCM_SZC PCM_AMUTE PCM_AMUTEBEQA PCM_MUTE_A PCM_MUTE_B	x x xx x x 0 0	Channel A is unmuted Channel B is unmuted
9 Rest	tore default settings	0x80046 0x10010	0x20 0x00	

5.8.2 DSD Pop-Free Power-Down Sequence in External VCPFILT Mode

STEP	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Pop-free power-down settings	0x10010 0x80046	0x99 0x21	
2	Mute both channels	DSD Processor Path Signal Control 1. 0x70002	data(0x70002) OR (0x03)	
		DSD_RAMP_UP DSD_VOL_BEQA	X X	
		DSD_SZC Reserved	X	
		DSD AMUTE	X X	
		DSD AMUTE BEQA	X	
		DSD_MUTE_Ā	1	Channel A is muted
		DSD_MUTE_B	1	Channel B is muted
3	Wait 150 ms for mute to occur			
4	Enable PDN_DONE interrupt	Interrupt Mask 1. 0xF0010	data(0xF0010) AND (0xFE)	
		DAC_OVFL_INT_MASK	Х	
		HPDETECT_PLUG_INT_MASK	X	
		HPDETECT_UNPLŪG_ĪNT_MASK XTAL_READY_INT_MĀSK	X X	
		XTAL_READT_INT_MASK XTAL_ERROR_INT_MASK	X	
		PLL_READY_INT_MASK	X	
		PLL_ERROR_INT_MASK	X	
		PDN_DONE_INT_MASK	0	Enable PDN_DONE interrupt
5	Power down amplifier	Power Down Control. 0x20000	data(0x20000) OR (0x10)	
		PDN_XSP	Х	
		PDN_ASP	X	
		PDN_DSDIF PDN_HP	X 1	Turn off HP
		PDN XTAL	X	Tulli Oli FIF
		PDN_PLL	X	
		PDN_CLKOUT	X	
		Reserved	X	
6	• = =	INT = 1 in Interrupt Status 1 register (0xF00	000).	
7	Power down XSP/ASP/DSDIF interfaces	Power Down Control. 0x20000	data(0x20000) OR (0xE0)	
		PDN_XSP	1	
		PDN_ASP	1	
		PDN [®] DSDIF PDN [®] HP	1	
		PDN_HP PDN_XTAL	X X	
		PDN_PLL	X	
		PDN_CLKOUT	X	
		Reserved	X	



8 Unmute both channels	DSD Processor Path Signal Control 1. 0x70002	data(0x70002) AND (0xFC)	
	DSD_RAMP_UP	Х	
	DSD_VOL_BĒQA	Х	
	DSD_SZC_	Х	
	Reserved	Х	
	DSD_AMUTE	Х	
	DSD_AMUTE_BEQA	Х	
	DSD MUTE Ā	0	Channel A is unmuted
	DSD_MUTE_B	0	Channel B is unmuted
Restore default settings	0x80046	0x20	
-	0x10010	0x00	

5.9 Enabling and Disabling NOS Filter

Section 5.9.1 and Section 5.9.2 describe pop-free sequences for enabling and disabling the NOS filter, respectively.

5.9.1 Sequence for Enabling NOS Filter

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1		PCM Path Signal Control 1. 0x90003	data (0x90003) AND (0xEF) OR (0x20)	2200
		PCM_RAMP_DOWN PCM_VOL_BEQA PCM_SZC PCM_AMUTE PCM_AMUTEBEQA PCM_MUTE_A PCM_MUTE_B	x x 10 x x x x	Enable soft ramp
2	Mute both channels	PCM Path Signal Control 1. 0x90003	data (0x90003) OR (0x03)	
		PCM RAMP_DOWN PCM_VOL_BEQA PCM_SZC PCM_AMUTE PCM_AMUTEBEQA PCM_MUTE_A PCM_MUTE_B	x x xx x x 1 1	Channel A output is muted Channel B output is muted
3	Wait for 150 ms for mute to occur			
4	Enable NOS filter	PCM Filter Option. 0x90000	data (0x90000) OR (0x20)	
		FILTER_SLOW_FASTB PHCOMP_LOWLATB NOS Reserved PCM_WBF_EN HIGH_PASS DEEMP_ON	x x 1 0 0 x x x	NOS emulation mode is on
5	Restore PCM_SZC mode if	PCM Path Signal Control 1. 0x90003	0xHH	
	desired	PCM RAMP_DOWN PCM_VOL_BEQA PCM_SZC PCM_AMUTE PCM_AMUTEBEQA PCM_MUTE_A PCM_MUTE_B	x x BB x x x x	Restore PCM_SZC to desired value
6	Unmute both channels	PCM Path Signal Control 1. 0x90003	data (0x90003) AND (0xFC)	
		PCM RAMP_DOWN PCM_VOL_BEQA PCM_SZC PCM_AMUTE PCM_AMUTEBEQA PCM_MUTE_A PCM_MUTE_B	x xx xx x 0 0	Function is disabled Function is disabled



5.9.2 Sequence for Disabling NOS Filter

STEP	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Set mute to occur with soft ramp only	PCM Path Signal Control 1. 0x90003	data (0x90003)	
			AND (0xEF) OR	
			(0x20)	
		PCM_RAMP_DOWN	X	
		PCM_VOL_BEQA	X	
		PCM_SZC_	10	Enable soft ramp
		PCM_AMUTE PCM_AMUTEBEQA	X	
		PCM_AMOTEBEQA PCM_MUTE_A	X X	
		PCM_MUTE_B	X	
2	Muta bath abannala		data (0x90003)	
2	Mute both channels	PCM Path Signal Control 1. 0x90003	OR (0x03)	
		PCM RAMP DOWN	X	
		PCM VOL BEQA	X	
		PCM ⁻ SZC ⁻	xx	
		PCM_AMUTE	X	
		PCM_AMUTEBEQA	×	
		PCM_MUTE_A	1 1	Channel A output is muted
_)	PCM_MUTE_B	1	Channel B output is muted
3	Wait for 150 ms for mute to occur Disable NOS filter		d-t- (0:00000)	
4	Disable NOS filter	PCM Filter Option. 0x90000	data (0x90000) AND (0xDF)	
		FILTER SLOW FASTB		
		PHCOMP LOWLATB	X X	
		NOS	ô	NOS emulation mode is off
		Reserved	0 0	
		PCM WBF EN	x	
		HIGH_PASS	X	
		DEEMP_ON	X	
5	Restore PCM_SZC mode if	PCM Path Signal Control 1. 0x90003	0xHH	
	desired	PCM_RAMP_DOWN	X	
		PCM_VOL_BEQA	X	D . DOM 070
		PCM_SZC_	BB	Restore PCM_SZC to desired value
		PCM_AMUTE PCM_AMUTEBEQA	X	
		PCM_MUTE A	X X	
		PCM_MUTE_B	x	
6	Unmute both channels	PCM Path Signal Control 1. 0x90003	data (0x90003)	
U	Offiniate both charmers	PCIVI Fatti Signal Control 1. 0x30003	AND (0xFC)	
		PCM_RAMP_DOWN	Х	
		PCM_VOL_BEQA	X	
		PCM_SZC_	XX	
		PCM_AMUTE	X	
		PCM_AMUTEBEQA	X	Eupation is disabled
		PCM_MUTE_A PCM_MUTE_B	0	Function is disabled Function is disabled
		I CIVI_IVIOTE_B	<u> </u>	i unction is disabled

5.10 Sequence for Using PCM Invert Bits

Section 5.10.1 and Section 5.10.2 describe sequences for enabling the PCM_INV_A and PCM_INV_B bits, respectively.

5.10.1 Sequence for Enabling Channel A Invert

STEP	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Invert channel A calibration	0x180005	0xDC	
		0x180006	0xFA	
		0x180015	0xFB	
		0x180016	0xFB	
		0x180025	0xF5	
		0x180026	0xFE	
		0x180035	0x8F	
		0x180036	0xFC	
2	Enable channel A invert	PCM Path Signal Control 2. 0x90004	data (0x90004) OR (0x08)	
		Reserved	0000	Finally Observal Administra
		PCM_INV_A PCM_INV_B	1	Enable Channel A invert
		PCW_INV_B	X	
		PCM_SWAP_CHAN PCM_COPY_CHAN	X	
		PCM_COPY_CHAN	X	



5.10.2 Sequence for Disabling Channel A Invert

TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
Restore channel A calibration	0x180005	0x24	
	0x180006	0x05	
	0x180015	0x05	
	0x180016	0x04	
	0x180025	0x0B	
	0x180026	0x01	
	0x180035	0x71	
	0x180036	0x03	
Disable channel A invert	PCM Path Signal Control 2. 0x90004	data (0x90004) AND (0xF7)	
	Reserved PCM_INV_A PCM_INV_B PCM_SWAP_CHAN	0000 0 x x	Disable Channel A invert
	Restore channel A calibration	Restore channel A calibration 0x180005 0x180006 0x180015 0x180016 0x180025 0x180026 0x180035 0x180035 0x180036 Disable channel A invert PCM Path Signal Control 2. 0x90004 Reserved PCM_INV_A PCM_INV_B	Dx180005

5.10.3 Sequence for Enabling Channel B Invert

STEF	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Invert channel B calibration	0x18000D	0x74	
		0x18000E	0xFA	
		0x18001D	0xCF	
		0x18001E	0xFB	
		0x18002D	0xD0	
		0x18002E	0xFE	
		0x18003D	0x64	
		0x18003E	0xFC	
2	Enable channel B invert	PCM Path Signal Control 2. 0x90004	data (0x90004) OR (0x04)	
		Reserved PCM_INV_A PCM_INV_B PCM_SWAP_CHAN PCM_COPY_CHAN	0000 x 1 x x	Enable Channel B invert

5.10.4 Sequence for Disabling Channel B Invert

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Restore channel B calibration	0x18000D	0x8C	
		0x18000E	0x05	
		0x18001D	0x31	
		0x18001E	0x04	
		0x18002D	0x30	
		0x18002E	0x01	
		0x18003D	0x9C	
		0x18003E	0x03	
2	Disable channel B invert	PCM Path Signal Control 2. 0x90004	data (0x90004) AND (0xFB)	
		Reserved	0000	
		PCM_INV_A	X	
		PCM_INV_B	0	Disable Channel B invert
		PCM_SWĀP_CHAN PCM_COPY_CHAN	X	
		PUNI_COPY_CHAN	X	



5.11 Sequences for Using the PCM Channel Swap Bit

The following subsections describe sequences for enabling and disabling the PCM_SWAP_CHAN bit.

5.11.1 Sequence for Enabling the PCM_SWAP_CHAN Bit

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Swap channel A/B calibration	0x180005	0x8C	
		0x180007	0xAB	
		0x180015	0x31	
		0x180017	0xB2	
		0x180025	0x30	
		0x180027	0x84	
		0x180035	0x9C	
		0x180037	0xAE	
		0x18000D	0x24	
		0x18000F	0xA3	
		0x18001D	0x05	
		0x18001F	0xD4	
		0x18002D	0x0B	
		0x18002F	0xC7	
		0x18003D	0x71	
		0x18003F	0xE7	
2	Enable PCM channel swap	PCM Path Signal Control 2. 0x90004	data (0x90004) OR (0x02)	
		Reserved	0000	
		PCM_INV_A	X	
		PCMTINVTB PCMTSWAP_CHAN	X 1	Enable PCM channel swap
		PCM_COPY_CHAN	x	Enable i divi ditalinei swap

5.11.2 Sequence for Disabling the PCM_SWAP_CHAN Bit

STEF	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Restore channel A/B calibration	0x180005	0x24	
		0x180007	0xA3	
		0x180015	0x05	
		0x180017	0xD4	
		0x180025	0x0B	
		0x180027	0xC7	
		0x180035	0x71	
		0x180037	0xE7	
		0x18000D	0x8C	
		0x18000F	0xAB	
		0x18001D	0x31	
		0x18001F	0xB2	
		0x18002D	0x30	
		0x18002F	0x84	
		0x18003D	0x9C	
		0x18003F	0xAE	
2	Disable PCM channel swap	PCM Path Signal Control 2. 0x90004	data (0x90004) AND (0xFD)	
		Reserved	0000	
		PCM_INV_A PCM_INV_B	X	
		PCM_INV_B PCM_SWAP_CHAN	X 0	Disable PCM channel swap
		PCM_COPY_CHAN	x	2.555.5. Om onamor orrap



5.12 Sequences for Enabling and Disabling Mono Mode for PCM Playback

The following subsections describe sequences for enabling and disabling mono mode for PCM playback.

5.12.1 Sequence for Enabling Mono Mode for PCM Playback

STEP	Task	REGISTER/BIT FIELDS	VALUE
1 Enable m	nono mode	0x180009	0x2F
		0x18000A	0xB4
		0x18000B	0x25
		0x18000C	0x80
		0x18000F	0x55
		0x180010	0xFA
		0x180019	0x2F
		0x18001A	0xB4
		0x18001B	0x25
		0x18001C	0x80
		0x18001F	0x4E
		0x180020	0xFD
		0x180029	0x2F
		0x18002A	0xB4
		0x18002B	0x25
		0x18002C	0x80
		0x18002F	0x7C
		0x180030	0xFD
		0x180039	0x2F
		0x18003A	0xB4
		0x18003B	0x25
		0x18003C	0x80
		0x18003F	0x52
		0x180040	0xFE

5.12.2 Sequence for Disabling Mono Mode for PCM Playback

TEP	Task	REGISTER/BIT FIELDS	VALUE
 Disable more 	no mode	0x180009	0xD1
		0x18000A	0x4B
		0x18000B	0xDA
		0x18000C	0x7F
		0x18000F	0xAB
		0x180010	0x05
		0x180019	0xD1
		0x18001A	0x4B
		0x18001B	0xDA
		0x18001C	0x7F
		0x18001F	0xB2
		0x180020	0x02
		0x180029	0xD1
		0x18002A	0x4B
		0x18002B	0xDA
		0x18002C	0x7F
		0x18002F	0x84
		0x180030	0x02
		0x180039	0xD1
		0x18003A	0x4B
		0x18003B	0xDA
		0x18003C	0x7F
		0x18003F	0xAE
		0x180040	0x01



5.13 Example Sequences

This section provides recommended instruction sequences for standard CS43131 operations.

5.13.1 Power-up Sequence to I²S Playback

In Ex. 5-7, a 22.5792-MHz crystal is used, ASP is set to I2S master at 44.1 kHz, and full-scale output is 1.732 Vrms.

Example 5-7. Startup to I²S Playback

STEP 1		REGISTER/BIT FIELDS	VALUE	DESCRIPTION
		pplies, then assert RESET.		
2	Wait for 1.5 ms.			
3	Configure XTAL driver			
4	Configure XTAL bias current strength (assuming	Crystal Setting. 0x20052	0x04	
	River Crystal at 22.5792 MHz)	Reserved XTAL_IBIAS	0000 0 100	Bias current set to 12.5 μA
5	,	gister (0xF0000) to clear any pending interrupts.		
6	Enable XTAL interrupts	Interrupt Mask 1. 0xF0010	0xE7	
Ū	Enable 747712 interrupte		1	
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK	1	Enable XTAL_READY interrupt
		HPDETECT_UNPLŪG_INT_MASK XTAL READY INT MĀSK	1	Enable XTAL_ERROR interrupt
		XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK	0	
		PLL READY INT MASK	ĭ	
		PLL_ERROR_INT_MASK	1	
7	Start XTAL	PDN_DONE_INT_MASK Power Down Control. 0x20000	0xF6	
′	Start ATAL	PDN XSP	1	
		PDN ASP	i	
		PDN_DSDIF	1	
		PDN_HP PDN_XTAL	1 0	Power up XTAL driver
		PDN_PLL	1	1 OWER UP XTAL UNVER
		PDN_CLKOUT	1	
_	0 5 400 4 6	Reserved	0	
8	- U	sample rate set to 44.1 kHz. ASP is clock master.	0.04	
9	Set ASP sample rate	Serial Port Sample Rate. 0x1000B	0x01	
		Reserved ASP SPRATE	0000 0001	Set sample rate to 44.1 kHz
10	Set ASP sample bit size.	Serial Port Sample Bit Size. 0x1000C	0x04	'
	XSP is don't care	Reserved	0000	
		XSP_SPSIZE	01	XSP sample bit size set to 24 bits
	0.1100	ASP_SPSIZE	00	ASP sample bit size set to 32 bits
11	Set ASP numerator	ASP Numerator 1. 0x40010	0x01	100 (100
		ASP_N_LSB	0x01	LSB of ASP sample rate fractional divide numerator
		ASP Numerator 2. 0x40011	0x00	1100 (100
		ASP_N_MSB	0x00	MSB of ASP sample rate fractional divide numerator
12	Set ASP denominator	ASP Denominator 1. 0x40012	80x0	
		ASP_M_LSB	0x08	LSB of ASP sample rate fractional divide denominat
		ASP Denominator 2. 0x40013	0x00	
		ASP_M_MSB	0x00	MSB of ASP sample rate fractional divide denomina
13	Set ASP LRCK high time	ASP LRCK High Time 1. 0x40014	0x1F	
		ASP_LCHI_LSB	0x1F	LSB of ASP LRCK high time duration
		ASP LRCK High Time 2. 0x40015	0x00	
		ASP_LCHI_MSB	0x00	MSB of ASP LRCK high time duration
14	Set ASP LRCK period	ASP LRCK Period 1. 0x40016	0x3F	100 (100 100)
		ASP_LCPR_LSB	0x3F	LSB of ASP LRCK period
		ASP LRCK Period 2. 0x40017	0x00	
45	Osefisions ACD 1 1	ASP_LCPR_MSB	0x00	MSB of ASP LRCK period
15	Configure ASP clock	ASP Clock Configuration. 0x40018	0x1C	
		Reserved ASP M/SB	000	Set ASP port to be master
		ASP_N//SB ASP_SCPOL_OUT	1	Configure clock polarity for I2S input
		ASP_SCPOL_IN	1	3
		ASP_LCPOL_OUT	0	
		ASP_LCPOL_IN	0	



Example 5-	7. Startup	to I2S P	lavback	(Cont.)
------------	------------	----------	---------	---------

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
	Configure ASP frame	ASP Frame Configuration. 0x40019	0x0A	
	-	Reserved	000	Configure ASP port to accept I2S input
		ASP_STP	0	
		ASP 5050 ASP FSD	1 010	
17	Set ASP channel location	ASP Channel 1 Location. 0x50000	0x00	
17	Set ASP Channel location		0x00	ASP Channel 1 starts on SCLK0
		ASP_RX_CH1		ASP Channel 1 starts on SCLNU
		ASP Channel 2 Location. 0x50001	0x00	100.01
		ASP_RX_CH2	0x00	ASP Channel 2 starts on SCLK0
18	Set ASP channel size and enable	ASP Channel 1 Size and Enable. 0x5000A	0x07	
	CHADIC	Reserved	0000	ACD Channel 1 Active Phase
		ASP_RX_CH1_AP ASP_RX_CH1_EN	0 1	ASP Channel 1 Active Phase ASP Channel 1 Enable
		ASP_RX_CH1_RES	11	ASP Channel 1 Size is 32 bits
		ASP Channel 2 Size and Enable. 0x5000B	0x0F	
		Reserved	0000	
		ASP_RX_CH2_AP	1	ASP Channel 2 Active Phase
		ASP_RX_CH2_EN ASP_RX_CH2_RES	1 11	ASP Channel 2 Enable ASP Channel 2 Size is 32 bits
10	Configure DCM interface	HPF filter is used. Deemphasis off.	11	ASP Charmer 2 Size is 32 bits
	•	· · · · · · · · · · · · · · · · · · ·	0,,00	
20	Configure PCM filter	PCM Filter Option. 0x90000	0x02	
		FILTER_SLOW_FASTB PHCOMP_LOWLATB	0 0	
		NOS	ő	
		Reserved	0.0	
		PCM_WBF_EN HIGH_PASS	0 1	High page filter is calcated
		DEEMP_ON	0	High pass filter is selected
21	Set volume for channel B		0x00	
	201 10101110 101 0110111101 2	PCM VOLUME B	0x00	Set volume to 0 dB
22	Set volume for channel A	PCM Volume A. 0x90002	0x00	Cet volume to 0 dB
	Set volume for charmer A	PCM_VOLUME_A	0x00	Set volume to 0 dB
22	Configure DCM noth signs	I PCM Path Signal Control 1. 0x90003	0xEC	Set volume to 0 db
23	control	PCM RAMP DOWN		Coft rown down of volume on filter change
		PCM_VOL_BEQA	1 1	Soft ramp down of volume on filter change Volume setting on both channels controlled by PCM_ VOLUME A
		PCM_SZC	10	Enable soft ramp
		PCM_AMUTE	1	Mute after reception of 8192 samples of 0 or –1.
		PCM_AMUTEBEQA	1	Mute only when AMUTE condition is detected on both channels
		PCM_MUTE_A	0	Function is disabled
		PCM_MUTE_B	0	Function is disabled
		PCM Path Signal Control 2. 0x90004	0x00	
		Reserved	0000	
		PCM_INV_A PCM_INV_B	0 0	Disable all functions in this register
		PCM_SWAP_CHAN	0	
		PCM_COPY_CHAN	Ö	
24	Configure HP			
25	Configure Class H amplifie	rClass H Control. 0xB0000	0x1E	
		Reserved	000	
		ADPT PWR	1 11	Output signal determines voltage level
		HV_EN EXT VCPFILT	1 0	High voltage mode enabled Using internal VCPFILT source.
26	Set HP output to full seels	HP Output Control 1. 0x80000	0x30	Joing Internal voi FILT Jource.
20	oet i i output to tuli scale		0,30	
		HP_CLAMPA HP_CLAMPB	0	
		OUT FS	11	Set headphone output to full scale (1.732 V rms)
		HP_IN_EN	0	,
		HP_IN_LP Reserved	0 0	
		+1dB EN	0	
		HP Detect. 0xD0000	0x04	
27	Configure Headphone	TIF Detect. 0xD0000		
27	Configure Headphone detect			HP detect disabled
27		HPDETECT_CTRL HPDETECT_INV	00	HP detect disabled HP detect input is not inverted
27		HPDETECT_CTRL HPDETECT_INV HPDETECT_RISE_DBC_TIME	00 0 0 0	HP detect input is not inverted Tip sense rising debounce time set to 0 ms
27		HPDETECT_CTRL HPDETECT_INV	00	HP detect input is not inverted



Example 5-7. Startup to I2S Playback (Cont.)
--

STEP	TASK	REGISTER/BIT FIELDS	VALUE	Description
28	Headphone detect	HP Detect. 0xD0000	0xC4	
		HPDETECT_CTRL	11	HP detect enabled
		HPDETECT_INV	0	HP detect input is not inverted
		HPDETECT_RISE_DBC_TIME	0.0	Tip sense rising debounce time set to 0 ms
		HPDETECT_FALL_DBC_TIME Reserved	10 0	Tip sense falling debounce time set to 500 ms
		Reserved	U	
	Enable interrupts			
	'	gister (0xF0000) and Interrupt Status 2 register (,	clear sticky bits.
31		Interrupt Mask 1. 0xF0010	0x87	
	interrupts	DAC_OVFL_INT_MASK	1	
		HPDETECT_PLUG_INT_MASK	0	Enable HPDETECT_PLUG interrupt
		HPDETECT_UNPLUG_INT_MASK	0	Enable HPDETECT_UNPLUG interrupt
		XTAL_READY_INT_MĀSK	0	
		XTAL_ERROR_INT_MASK	0	
		PLL_READY_INT_MASK PLL_ERROR_INT_MASK	1	
		PDN DONE INT MASK	1	
32	Enable ASP interrupts	Interrupt Mask 2. 0xF0011	0x07	
32	Lilable ASF interrupts	ASP OVFL INT MASK		Frankla ACD OVEL interment
		ASP_OVEL_INI_MASK ASP_ERROR_INT_MASK	0	Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt
		ASP LATE INT MASK	0	Enable ASP LATE interrupt
		ASP EARLY INT MASK	Õ	Enable ASP EARLY interrupt
		ASP_NOLRCK_INT_MASK	Ŏ	Enable ASP NOLRCK interrupt
		Reserved	111	
33	Wait for interrupt. Check if	XTAL_READY_INT = 1 in Interrupt Status 1 regi	ister (0xF000	0).
34	Switch MCLK source to	System Clocking Control 1. 0x10006	0x04	
	XTAL	Reserved	00000	MCLK Source set to XTAL. MCLK_INT frequency set to
		MCLK_INT	1	22.5792 MHz
		MCLK_SRC_SEL	00	
35	Wait at least 150 µs.			
36	Enable ASP clocks	Pad Interface Configuration. 0x1000D	0x02	
		Reserved	0000 00	
		XSP_3ST	1	XSP Interface status is don't care (set to default)
		ASP_3ST	0	Enable serial clocks in Master Mode
37	Power up HP	Refer to Ex. 5-5 for PCM power-up sequence		

5.13.2 Power-Up Sequence to DSD Playback

In Ex. 5-8, a 22.5792-MHz crystal is used, the PLL is used to create a 24.576-MHz MCLK, XSP is set as DSD slave at 2.8224 MHz, and full-scale output is 1.732 Vrms.

Example 5-8. Startup to DSD Playback

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Apply all relevant power supplies	, then assert RESET.		
2	Wait for 1.5 ms.			
3	Configure XTAL driver			
4	Configure XTAL bias current	Crystal Setting. 0x20052	0x04	
	strength (assuming River Crystal at 22.5792 MHz)	Reserved XTAL_IBIAS	0000 0 100	Bias current set to 12.5 μA
5	Read Interrupt Status 1 register (0xF0000) to clear any pending interrupts.		
6	Enable XTAL interrupts	Interrupt Mask 1. 0xF0010	0xE7	
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	1 1 0 0 1 1	Enable XTAL_READY interrupt Enable XTAL_ERROR interrupt
7	Start XTAL	Power Down Control. 0x20000 PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	0xF6 1 1 1 0 1 0	Power up XTAL driver



Example 5-8. Startup to DSD Playback (Cont.)

OTER	TACK	Decision /Div Fig. 20	\/=	Decompany
STEP 8	TASK Configure PLL. Input is 22.5792	REGISTER/BIT FIELDS MHz Output is 24 576 MHz	VALUE	DESCRIPTION
9	Power up PLL	Power Down Control. 0x20000	0xF2	
3	1 Owel up 1 LL	PDN XSP	1	
		PDN ASP	i	
		PDN_DSDIF	1	
		PDN_HP	1	
		PDN_XTAL PDN_PLL	0 0	Power up PLL
		PDN CLKOUT	1	1 OWO! UP 1 EE
		Reserved	0	
10	Set PLL predivide	PLL Setting 9. 0x40002	0x03	
		Reserved	0000 00	Divide DLL Deference by 0
11	Set PLL Output Divide	PLL_REF_PREDIV PLL Setting 6. 0x30008	11 0x08	Divide PLL Reference by 8
	Set i EE Sutput Divide	PLL_OUT_DIV	0x08	Divide PLL output by 8
12	Set Fractional portion of PLL	PLL Setting 2. 0x30002	0x00	Divide PLL output by 8
12	divide ratio			
	3.7133 734.3	PLL_DIV_FRAC_0	0x00	
		PLL Setting 3. 0x30003	0xF7	
		PLL_DIV_FRAC_1	0xF7	
		PLL Setting 4. 0x30004	0x06	
		PLL_DIV_FRAC_2	0x06	
13	Set integer portion of PLL divide ratio		0x44	
		PLL_DIV_INT	0x44	
14	Set PLL Mode	PLL Setting 8. 0x3001B	0x01	
		Reserved PLL MODE	0000 00	Use 500/512 factor
		Reserved	1	030 300/312 10001
15	Set PLL Calibration Ratio	PLL Setting 7. 0x3000A	0x8B	
		PLL_CAL_RATIO	0x8B	Set PLL Cal Ratio to 139
16	Read Interrupt Status 1 register (0xF0000) to clear any pending interrupts	S.	
17	Enable PLL Interrupts	Interrupt Mask 1. 0xF0010	0xE1	
		DAC_OVFL_INT_MASK	1	
		HPDETECT_PLUG_INT_MASK	1	Frankla DI I. Dandy and Franklatowy into
		HPDETECT_UNPLŪG_INT_MASK XTAL_READY_INT_MĀSK	1 0	Enable PLL Ready and Error Interrupts
		XTAL_ERROR_INT_MASK	Ŏ	
		PLL_READY_INT_MASK	0	
		PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	0 1	
18	Start PLL	PLL Setting 1. 0x30001	0x01	
.0	Otal T EE	Reserved	0000 000	
		PLL_START	1	Start PLL
19	Configure DSDIF to playback 64	Fs DSD stream. DSDIF is configured as	Slave	
20	Configure DSD Volume	DSD Volume A. 0x70001	0x00	
		DSD_VOLUME_A	0x00	Channel A volume set to 0dB
21	Configure DSD path Signal	DSD Processor Path Signal Control 1.	0xCC	
	Control1	0x70002		
		DSD_RAMP_UP	1 1	DSD Volume B equals DSD volume A
		DSD_VOL_BEQA DSD_SZC	0	Immediate change
		Reserved	0	•
		DSD_AMUTE	1	Mute occurs after 256 repeated 8-bit DSD mute patterns
		DSD_AMUTE_BEQA	1	Mute happens only when mute pattern is detected in both channels
		DSD_MUTE_A	0	Function is disabled
		DSD_MUTE_B	0	Function is disabled
22	Configure DSD Interface	DSD Interface Configuration. 0x70003	0x00	
		Reserved	00000	
				DSD is clock slave
		DSD_M/SB	0	DSD is clock slave Function is disabled
				DSD is clock slave Function is disabled Function is disabled



STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
23	Configure DSD path Signal Control 2	DSD Processor Path Signal Control 2. 0x70004	0x13	
		Reserved DSD_PRC_SRC DSD_EN Reserved	0 00 1 0	Set source of DSD processor to DSDIF Enable DSD playback
		DSD_SPEED STA_DSD_DET INV_DSD_DET	0 1 1	Set DSD clock speed to 64•FS Static DSD detection enabled Invalid DSD detection enabled
24	Configure HP			
25	Configure Class H Amplifier	Class H Control. 0xB0000	0x1E	
		Reserved ADPT_PWR HV_EN EXT_VCPFILT	000 111 1 0	Output signal determines voltage level High Voltage Mode Enabled Using Internal VCPFILT source.
26	Set HP output to full scale	HP Output Control 1. 0x80000	0x30	
		HP_CLAMPA HP_CLAMPB OUT_FS HP_IN_EN HP_IN_LP Reserved +1dB_EN	0 0 11 0 0 0	Set headphone output to Full Scale (1.732 V rms)
27	Configure Headphone Detect	HP Detect. 0xD0000	0x04	
		HPDETECT_CTRL HPDETECT_INV HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME Reserved	00 0 0 0 10 0	HP detect disabled HP detect input is not inverted Tip Sense rising debounce time set to 0 ms Tip sense falling debounce time set to 500 ms
28	Headphone Detect	HP Detect. 0xD0000	0xC4	
	'	HPDETECT_CTRL HPDETECT_INV HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME Reserved	11 0 0 0 10 0	HP detect enabled HP detect input is not inverted Tip sense rising debounce time set to 0 ms Tip sense falling debounce time set to 500 ms
29	Enable Interrupts			
30	Read Interrupt Status 1 register	(0xF0000) and Interrupt Status 5 register	(0xF0004) to clear sticky bits
	Enable Headphone Detect	Interrupt Mask 1. 0xF0010	0x81	,
	Interrupts	DAC OVFL INT MASK HPDETECT PLUG INT MASK HPDETECT UNPLUG INT MASK XTAL READY INT MASK XTAL ERROR INT MASK PLL READY INT MASK PLL READY INT MASK PDN DONE INT MASK	1 0 0 0 0 0 0	Unmask HPDETECT_PLUG interrupt and HPDETECT_UNPLUG interrupt
32	Enable DSD Interrupts	Interrupt Mask 5. 0xF0014	0x03	
		DSD STUCK INT MASK DSD INVAL A INT MASK DSD INVAL B INT MASK DSD SILENCE A INT MASK DSD SILENCE B INT MASK DSD RATE ERROR INT MASK DOP MRK DET INT MASK DOP ON INT MASK	0 0 0 0 0 0	Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE_A interrupt Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt Disable DOP_MRK_DET interrupt Disable DOP_ON interrupt
33	Wait for interrupt. Check if PLL	READY_INT = 1 in Interrupt Status 1 reg	ister(0xF0	<u> </u>
34	Switch MCLK source to PLL	System Clocking Control 1. 0x10006	0x01	<u>, </u>
·		Reserved MCLK_INT	0000 0	MCLK Source set to PLL. MCLK_INT frequency set to
		MCLK_SRC_SEL	01	24.576 MHz
35	Wait at least 150 µs.		01	



5.13.3 Power-Up Sequence to DoP Playback with PLL

In Ex. 5-9, an external 19.2-MHz MCLK is used with a PLL to generate an internal MCLK or 22.5792 MHz, and the ASP is in clock master receiving DoP data with LRCLK at 176.4 kHz and SCLK at 8.4672 MHz.

Example 5-9. DoP Playback with PLL

1	P TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
_	Apply all relevant power supplies, then asser Wait for 1.5 ms.	TRESET.		
2		an automal 10 2 MHz accuracy with DLL		tto 00 F700 MHz. Defende Coation 4.7.0 for regist
3	settings for other frequency combinations	an external 19.2 MHZ source with PLL o	output se	t to 22.5792 MHz. Refer to Section 4.7.2 for registe
4	Power up PLL	Power Down Control. 0x20000	0xFA	
	·	PDN XSP	Х	
		PDN_ASP	Х	
		PDN_DSDIF PDN_HP	X	
		PDN_XTAL	X X	
		PDN_PLL	Ö	Power up PLL block
		PDN_CLKOUT Reserved	х 0	
5	Set PLL Predivide value	PLL Setting 9. 0x40002	0x03	
Ü	Cet i Ee i i caivide valde	Reserved	0000 00	
		PLL_REF_PREDIV	11	Set PLL predivide value to 8
6	Set PLL output divide	PLL Setting 6. 0x30008	0x08	
		PLL_OUT_DIV	0x08	Set PLL output divide value to 8
7	Set Fractional portion of PLL Divide Ratio	PLL Setting 2. 0x30002	0x00	
		PLL_DIV_FRAC_0	0x00	Set LSB of PLL fractional divider value to 0
		PLL Setting 3. 0x30003	0x00	
		PLL_DIV_FRAC_1	0x00	Set Middle Byte of PLL fractional divider value to
		PLL Setting 4. 0x30004	0x80	
		PLL DIV FRAC 2	0x80	Set MSB of PLL fractional divider value to 0x80
8	Set Integer portion of PLL Divide Ratio	PLL Setting 5. 0x30005	0x49	CEL MOD OF FEE Haddonal divider value to 0x00
Ü	oct integer portion of 1 EE Divide (Valid	PLL_DIV_INT	0x49	Set PLL integer Divide value to 0x49
9	Set PLL mode	PLL Setting 8. 0x3001B	0x43	Oct 1 LE mieger Divide value to 0x40
J	OCCI EE MOGO	Reserved	0000 00	
		PLL_MODE	0	500/512 factor is used in PLL frequency calculation
		Reserved	1	. ,
	Read Interrupt Status 1 register (0xF0000) to			
11	Set PLL calibration ratio	PLL Setting 7. 0x3000A	0x97	
		PLL_CAL_RATIO	0x97	PLL Calibration Ratio is set to 0x97 (151)
40		Interrupt Mook 1 OvECC10	0xF9	
12	Enable PLL interrupts	Interrupt Mask 1. 0xF0010	O/G	
12	Enable PLL interrupts	DAC OVFL INT MASK	1	DAC_OVFL_INT is don't care
12	Enable PLL interrupts	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK	1	Unmask HPDETECT_PLUG interrupt
12	Enable PLL interrupts	DAC OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK	1 1 1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt
12	Enable PLL interrupts	DAC_OVFL_INT_MASK HPDĒTECT_PLŪG_INT_MASK HPDĒTECT_UNPLŪG_INT_MASK XTAL_READY_INT_MĀSK XTAL_ERROR_INT_MASK	1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care
12	Enable PLL interrupts	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK	1 1 1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked
12	Enable PLL interrupts	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK	1 1 1 1 0 0	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	1 1 1 1 1 0 0	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked
	Enable PLL interrupts Start PLL	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001	1 1 1 1 1 0 0 0 1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001 Reserved_	1 1 1 1 1 0 0	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
13	Start PLL	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL Setting 1. 0x30001 Reserved PLL_START	1 1 1 1 1 0 0 0 1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
13	Start PLL Playback DoP audio. Assuming 64•Fs DSD s	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL Setting 1. 0x30001 Reserved PLL_START	1 1 1 1 1 0 0 0 1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
13 14 15	Start PLL Playback DoP audio. Assuming 64°Fs DSD s Configure ASP interface for DoP input	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL Setting 1. 0x30001 Reserved PLL_START	1 1 1 1 1 0 0 0 1 0x01 0x01	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
13 14 15	Start PLL Playback DoP audio. Assuming 64•Fs DSD s	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL Setting 1. 0x30001 Reserved PLL_START	1 1 1 1 1 0 0 0 1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
13 14 15	Start PLL Playback DoP audio. Assuming 64°Fs DSD s Configure ASP interface for DoP input	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001 Reserved PLL_START stream Serial Port Sample Rate. 0x1000B Reserved ASP_SPRATE	1 1 1 1 0 0 0 1 0x01 0x001 0000 00 1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
13 14 15 16	Start PLL Playback DoP audio. Assuming 64°Fs DSD s Configure ASP interface for DoP input	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL Setting 1. 0x30001 Reserved PLL_START Stream Serial Port Sample Rate. 0x1000B Reserved	1 1 1 1 0 0 0 1 0x01 0x001 0000 00 1	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
13 14 15 16	Start PLL Playback DoP audio. Assuming 64°Fs DSD s Configure ASP interface for DoP input Set ASP sample rate	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001 Reserved PLL_START Stream Serial Port Sample Rate. 0x1000B Reserved ASP_SPRATE Serial Port Sample Bit Size. 0x1000C Reserved	1 1 1 1 0 0 0 1 0x01 0x00 1 0x05 0x05 0x	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care 0 Enable PLL Output Set sample rate to 176.4 kHz
13 14 15 16	Start PLL Playback DoP audio. Assuming 64°Fs DSD s Configure ASP interface for DoP input Set ASP sample rate	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001 Reserved PLL_START stream Serial Port Sample Rate. 0x1000B Reserved ASP_SPRATE Serial Port Sample Bit Size. 0x1000C Reserved XSP_SPSIZE	1 1 1 1 0 0 0 1 0x01 0000 00 1 0x05 0000 0101 0x05	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care 0 Enable PLL Output Set sample rate to 176.4 kHz XSP sample bit size set to 24 bits
13 14 15 16	Start PLL Playback DoP audio. Assuming 64•Fs DSD s Configure ASP interface for DoP input Set ASP sample rate Set ASP sample bit size. XSP is don't care	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001 Reserved PLL_START Stream Serial Port Sample Rate. 0x1000B Reserved ASP_SPRATE Serial Port Sample Bit Size. 0x1000C Reserved XSP_SPSIZE ASP_SPSIZE	1 1 1 1 0 0 0 1 0x01 0000 00 1 0x05 0000 0101 0x05	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care 0 Enable PLL Output Set sample rate to 176.4 kHz
13 14 15 16	Start PLL Playback DoP audio. Assuming 64°Fs DSD s Configure ASP interface for DoP input Set ASP sample rate	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001 Reserved PLL_START Stream Serial Port Sample Rate. 0x1000B Reserved ASP_SPRATE Serial Port Sample Bit Size. 0x1000C Reserved XSP_SPSIZE ASP_SPSIZE ASP_Numerator 1. 0x40010	1 1 1 1 0 0 0 1 0x01 0x00 0 0 1 0x05 0x05	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care 0 Enable PLL Output Set sample rate to 176.4 kHz XSP sample bit size set to 24 bits ASP sample bit size set to 24 bits
13 14 15 16	Start PLL Playback DoP audio. Assuming 64•Fs DSD s Configure ASP interface for DoP input Set ASP sample rate Set ASP sample bit size. XSP is don't care	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001 Reserved PLL_START Stream Serial Port Sample Rate. 0x1000B Reserved ASP_SPRATE Serial Port Sample Bit Size. 0x1000C Reserved XSP_SPSIZE ASP_SPSIZE	1 1 1 1 0 0 0 1 0x01 0000 00 1 0x05 0000 0101 0x05	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care 0 Enable PLL Output Set sample rate to 176.4 kHz XSP sample bit size set to 24 bits ASP sample bit size set to 24 bits LSB of ASP sample rate fractional divide
13 14 15 16	Start PLL Playback DoP audio. Assuming 64•Fs DSD s Configure ASP interface for DoP input Set ASP sample rate Set ASP sample bit size. XSP is don't care	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_START_INT_MASK PLL_START Stream Serial Port Sample Rate. 0x1000B Reserved ASP_SPRATE Serial Port Sample Bit Size. 0x1000C Reserved XSP_SPSIZE ASP_SPSIZE ASP_NLISB	1 1 1 1 0 0 0 1 0x01 0000 00 1 0x05 0000 0101 0x05 0000 0101 0x03 0x03	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care 0 Enable PLL Output Set sample rate to 176.4 kHz XSP sample bit size set to 24 bits ASP sample bit size set to 24 bits
13 14 15 16	Start PLL Playback DoP audio. Assuming 64•Fs DSD s Configure ASP interface for DoP input Set ASP sample rate Set ASP sample bit size. XSP is don't care	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK PDN_DONE_INT_MASK PLL_Setting 1. 0x30001 Reserved PLL_START Stream Serial Port Sample Rate. 0x1000B Reserved ASP_SPRATE Serial Port Sample Bit Size. 0x1000C Reserved XSP_SPSIZE ASP_SPSIZE ASP_Numerator 1. 0x40010	1 1 1 1 0 0 0 1 0x01 0x00 0 0 1 0x05 0x05	Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care 0 Enable PLL Output Set sample rate to 176.4 kHz XSP sample bit size set to 24 bits ASP sample bit size set to 24 bits LSB of ASP sample rate fractional divide



Example 5-9. DoP Playback with PLI	L (Cont.)		
STEP TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
19 Set ASP denominator	ASP Denominator 1. 0x40012	0x08	
	ASP_M_LSB	80x0	LSB of ASP sample rate fractional divide denominator
	ASP Denominator 2. 0x40013	0x00	
	ASP_M_MSB	0x00	MSB of ASP sample rate fractional divide denominator
20 Set ASP LRCK high time	ASP LRCK High Time 1. 0x40014	0x17	
	ASP_LCHI_LSB	0x17	LSB of ASP LRCK high time duration
	ASP LRCK High Time 2. 0x40015	0x00	
	ASP_LCHI_MSB	0x00	MSB of ASP LRCK high time duration
21 Set ASP LRCK period	ASP LRCK Period 1. 0x40016	0x2F	
	ASP_LCPR_LSB	0x2F	LSB of ASP LRCK period
	ASP LRCK Period 2. 0x40017	0x00	
	ASP_LCPR_MSB	0x00	MSB of ASP LRCK period
22 Configure ASP clock	ASP Clock Configuration. 0x40018	0x1C	
	Reserved	000	Oct AOD word to be Meeter
	ASP_M/SB ASP_SCPOL_OUT	1 1	Set ASP port to be Master Set output SCLK polarity
	ASP_SCPOL_IN	i	Input SCLK polarity is don't care
	ASP_LCPOL_OUT	0	Set Output LRCK polarity
OC Configure ACD frame	ASP_LCPOL_IN	0	Input LRCK polarity is don't care
23 Configure ASP frame	ASP Frame Configuration. 0x40019	000	
	Reserved ASP_STP	000	
	ASP_5050	1	Configure ASP port to accept I2S input
	ASP_FSD	010	
24 Set ASP channel location	ASP Channel 1 Location. 0x50000	0x00	
	ASP_RX_CH1	0x00	ASP Channel 1 starts on SCLK0
	ASP Channel 2 Location. 0x50001	0x00	
	ASP_RX_CH2	0x00	ASP Channel 2 starts on SCLK0
25 Set ASP channel size and enable	ASP Channel 1 Size and Enable. 0x5000A	0x06	
	Reserved	0000	ACD Channel 4 pative phase
	ASP_RX_CH1_AP ASP_RX_CH1_EN	0 1	ASP Channel 1 active phase ASP Channel 1 enable
	ASP_RX_CH1_RES	10	ASP Channel 1 size is 24 bits
	ASP Channel 2 Size and Enable. 0x5000B	0x0E	
	Reserved	0000	
	ASP_RX_CH2_AP ASP_RX_CH2_EN	1 1	ASP Channel 2 active phase ASP Channel 2 enable
	ASP_RX_CH2_RES	10	ASP Channel 2 size is 24 bits
26 Wait for interrupt. Check if PLL_READY_I		00).	
27 Configure DSD processor	·	,	
28 Configure DSD volume	DSD Volume A. 0x70001	0x00	
	DSD_VOLUME_A	0x00	Channel A volume set to 0 dB
29 Configure DSD Path Signal Control 1	DSD Processor Path Signal Control 1. 0x70002	0xCC	
	DSD_RAMP_UP	1	
	DSD_VOL_BEQA	1	DSD Volume B equals DSD volume A
	DSD_SZC Reserved	0 0	Immediate change
	DSD_AMUTE	ĭ	Mute occurs after 256 repeated 8-bit DSD mute
	DSD_AMUTE_BEQA	1	patterns Mute happens only when mute pattern is detecte in both channels
	DSD_MUTE_A DSD_MUTE_B	0	Function is disabled Function is disabled
30 Configure DSD interface	DSD Interface Configuration.	0x04	
Č	0x70003		
	Reserved	00000	DCD is clock most :
	DSD_M/SB DSD_PM_EN	1 0	DSD is clock master Function is disabled
	DSD_PM_SEL	Ö	Function is disabled



Example	5-9	DoP	Playback	with	PII	(Cont.)

TEP TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
31 Configure DSD Path Signal Control 2	DSD Processor Path Signal Control 2. 0x70004	0x50	
	Reserved	0	0-1
	DSD_PRC_SRC DSD_EN	10 1	Set source of DSD processor to ASP Enable DSD playback
	Reserved	Ó	Lilable DSD playback
	DSD SPEED	ŏ	Set DSD clock speed to 64•Fs
	STA_DSD_DET	0	Static DSD detection disabled
	INV_DSD_DET	0	Invalid DSD detection disabled
32 Configure DSD path Signal Control 3	DSD Processor Path Signal Control 3. 0x70006	0xC0	
	DSD_ZERODB	1	The SACD 0-dB reference level (50%modulation
	DSD_HPF_EN	1	index) matches PCM 0-dB full scale. Enable HPF in DSD processor
	Reserved SIGCTL DSDEQPCM	0	Function is disabled
	DSD_INV_A	0	Function is disabled
	DSD_INV_B	Õ	Function is disabled
	DSD_SWAP_CHAN	Ŏ	Function is disabled
	DSD_COPY_CHAN	0	Function is disabled
Configure headphone output for 1.732 V rms		0.45	
34 Configure Class H amplifier	Class H Control. 0xB0000	0x1E	
	Reserved	000	Output signal determines voltage level
	ADPT_PWR HV_EN	1 11 1	Output signal determines voltage level High voltage mode enabled
	EXT_VCPFILT	Ó	Using internal VCPFILT source.
35 Set HP output to full scale	HP Output Control 1. 0x80000	0x30	Coming internal von File Focuses.
oo oct in output to full scale	HP CLAMPA	0	
	HP_CLAMPB	0	
	OUT_FS	11	Set headphone output to full scale (1.732 V rms
	HP IN EN	0	cot hodaphono odtpat to fall codio (1.7 oz v fill
	HP_IN_LP	0	
	Reserved	0	
	+1dB_EN	0	
36 Headphone detect	HP Detect. 0xD0000	0xC4	
	HPDETECT_CTRL	11	HP detect enabled
	HPDETECT_INV	0	HP detect input is not inverted
	HPDETECT_RISE_DBC_TIME	0 0	Tip Sense rising debounce time set to 0 ms
	HPDETECT_FALL_DBC_TIME	10	Tip sense falling debounce time set to 500 ms
	Reserved	Ω	
37 Enable interrupts	Reserved	0	
•			t Status 5 register (0xF0004) to clear sticky bits.
38 Read Interrupt Status 1 register (0xF0000), In	terrupt Status 2 register (0xF0001) and	Interrup	t Status 5 register (0xF0004) to clear sticky bits.
38 Read Interrupt Status 1 register (0xF0000), In	terrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010	Interrup	
38 Read Interrupt Status 1 register (0xF0000), In	terrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC OVFL INT MASK	Interrup 0x99	DAC OVFL INT is don't care
38 Read Interrupt Status 1 register (0xF0000), In	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK	Interrup	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt
38 Read Interrupt Status 1 register (0xF0000), In	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MĀSK	0x99 1 0 0 1	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care
38 Read Interrupt Status 1 register (0xF0000), In	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK	0x99 1 0 0 1 1	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care
38 Read Interrupt Status 1 register (0xF0000), In	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK	0x99 1 0 0 1 1 1 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled
38 Read Interrupt Status 1 register (0xF0000), In	Iterrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_READY_INT_MASK	0x99 1 0 0 1 1 1 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts	terrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	0x99 1 0 0 1 1 1 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts	terrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011	0x99 1 0 0 1 1 1 0 0 1 1 0 0 0 1 0 0 0 1 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts	Iterrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK	Interrup 0x99 1 0 0 0 1 1 0 0 1 1 0 0 1 0x07	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts	Iterrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PIN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_FRROR_INT_MASK	Interrupi 0x99 1 0 0 1 1 1 0 0 1 1 0 0 0 1 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts	terrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_IATE_INT_MASK ASP_IATE_INT_MASK	Interrup' 0x99 1 0 0 1 1 1 0 0 1 1 0 0 0 1 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_LATE interrupt Enable ASP_LATE interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts	terrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERADY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_EARLY_INT_MASK	Interrupi 0x99 1 0 0 1 1 1 0 0 1 1 0 0 0 1 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts	terrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_IATE_INT_MASK ASP_IATE_INT_MASK	Interrup' 0x99 1 0 1 0 1 1 0 0 1 1 0x07 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts	Iterrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK RESERVED Interrupt Mask 5. 0xF0014	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_LATE interrupt Enable ASP_LATE interrupt Enable ASP_NOLRCK interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts	Iterrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_NOLRCK_INT_MASK RESERVED Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL A interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts	terrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERADY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_NOLRCK_INT_MASK Reserved Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK	Interrupi 0x99 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_INVAL_B interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts	Iterrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK RESERVED Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_B_INT_MASK DSD_INVAL_B_INT_MASK DSD_STUCKENTER DSD_STUCKENTER DSD_STUCKENTER DSD_STUCKENT_MASK DSD_INVAL_B_INT_MASK DSD_STUCKENT_MASK DSD_STUCKENT_MASK DSD_STUCKENT_MASK DSD_STUCKENT_MASK DSD_STUCKENT_MASK DSD_STUCKENT_MASK DSD_STUCKENT_MASK DSD_STUCKENT_MASK DSD_STUCKENT_MASK	Interrup' 0x99 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0x07 0 0 0 1111 0x01 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_EARLY interrupt Enable ASP_LATE interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE A interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_EARLY_INT_MASK ASP_OULTCK_INT_MASK Reserved Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_A_INT_MASK DSD_SILENCE_B_INT_MASK	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_LATE interrupt Enable ASP_NOLRCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE_A interrupt Enable DSD_SILENCE_B interrupt Enable DSD_SILENCE_B interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_INOLRCK_INT_MASK RESERVED Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_A interrupt Enable DSD_SILENCE_A interrupt Enable DSD_SILENCE_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt Enable DSD_RATE_ERROR interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_NOLRCK_INT_MASK RESERVED Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_B_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK DSD_RATE_ERROR_INT_MASK DOP_MRK_DET_INT_MASK	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_EARLY interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt Enable DSD_RATE_ERROR interrupt Enable DOP_MRK_DET interrupt
Read Interrupt Status 1 register (0xF0000), In Bable headphone detect interrupts Enable ASP interrupts Enable DSD and DoP interrupts	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_READY_INT_MASK YAL_READY_INT_MASK PLL_READY_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_NOLRCK_INT_MASK RESERVED Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK DOP_MRK_DET_INT_MASK DOP_MRK_DET_INT_MASK DOP_ON_INT_MASK	Interrupi 0x99 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_A interrupt Enable DSD_SILENCE_A interrupt Enable DSD_SILENCE_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt Enable DSD_RATE_ERROR interrupt
37 Enable interrupts 38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts 41 Enable DSD and DoP interrupts 42 Wait for interrupt. Check if PLL_READY_INT 43 Set MCLK source and frequency	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_EARLY_INT_MASK ASP_EARLY_INT_MASK ASP_EARLY_INT_MASK RESERVED Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK DOP_MRK_DET_INT_MASK DOP_MRK_DET_INT_MASK DOP_ON_INT_MASK DOP_ON_INT_MASK = 1 in Interrupt Status 1 register(0xF000)	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt Enable DSD_RATE_ERROR interrupt Enable DOP_MRK_DET interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts 41 Enable DSD and DoP interrupts	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_EARLY_INT_MASK ASP_EARLY_INT_MASK RESERVED Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_A_INT_MASK DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK DOP_MRK_DET_INT_MASK DOP_MRK_DET_INT_MASK DOP_ON_INT_MASK = 1 in Interrupt Status 1 register(0xF0000) System Clocking Control. 0x10006	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt Enable DSD_RATE_ERROR interrupt Enable DOP_MRK_DET interrupt
38 Read Interrupt Status 1 register (0xF0000), In 39 Enable headphone detect interrupts 40 Enable ASP interrupts 41 Enable DSD and DoP interrupts 42 Wait for interrupt. Check if PLL_READY_INT	Interrupt Status 2 register (0xF0001) and Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK XTAL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_EARLY_INT_MASK ASP_EARLY_INT_MASK ASP_EARLY_INT_MASK RESERVED Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK DOP_MRK_DET_INT_MASK DOP_MRK_DET_INT_MASK DOP_ON_INT_MASK DOP_ON_INT_MASK = 1 in Interrupt Status 1 register(0xF000)	Interrupi 0x99 1 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	DAC_OVFL_INT is don't care Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt Enable DSD_RATE_ERROR interrupt Enable DOP_MRK_DET interrupt



Example 5-9. DoP	P Playback with PLL (Cont.)
------------------	-----------------------------

STEF	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
45	Enable ASP clocks	Pad Interface Configuration. 0x1000D	0x02	
		Reserved XSP_3ST ASP_3ST	0000 00 1 0	XSP Interface status is don't care (set to default) Enable serial clocks in Master Mode
46	Power up HP	Refer to Ex. 5-6 for DSD power-up se over ASP interface.	equence.	Note that in Step 1 of Ex. 5-6, use HH = BF for DoP

5.13.4 Power-up Sequence to I²S Playback in Mono Mode

In Ex. 5-7, a 22.5792-MHz crystal is used, ASP is set to I²S master at 44.1 kHz, and full-scale output is 1.732 Vrms.

Example 5-10. Startup to I2S Playback in Mono Mode

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Apply all relevant power su	ipplies, then assert RESET.		
2	Wait for 1.5 ms.	··		
3	Configure XTAL driver			
4	Configure XTAL bias	Crystal Setting. 0x20052	0x04	
	current strength (assuming River Crystal at 22.5792 MHz)	Reserved XTAL_IBIAS	0000 0 100	Bias current set to 12.5 μA
5	Read Interrupt Status 1 reg	gister (0xF0000) to clear any pending interrupts.		
6	Enable XTAL interrupts	Interrupt Mask 1. 0xF0010	0xE7	
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	1 1 1 0 0 1 1 1	Enable XTAL_READY interrupt Enable XTAL_ERROR interrupt
7	Start XTAL	Power Down Control. 0x20000	0xF6	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	1 1 1 1 0 1 1 0	Power up XTAL driver
8	Configure ASP interface. S	Sample rate set to 44.1 kHz. ASP is clock master.		
9	Set ASP sample rate	Serial Port Sample Rate. 0x1000B	0x01	
		Reserved ASP_SPRATE	0000 0001	Set sample rate to 44.1 kHz
10	Set ASP sample bit size.	Serial Port Sample Bit Size. 0x1000C	0x04	
	XSP is don't care	Reserved XSP_SPSIZE ASP_SPSIZE	0000 01 00	XSP sample bit size set to 24 bits ASP sample bit size set to 32 bits
11	Set ASP numerator	ASP Numerator 1. 0x40010	0x01	
		ASP_N_LSB	0x01	LSB of ASP sample rate fractional divide numerator
		ASP Numerator 2. 0x40011	0x00	
		ASP_N_MSB	0x00	MSB of ASP sample rate fractional divide numerator
12	Set ASP denominator	ASP Denominator 1. 0x40012	80x0	
		ASP_M_LSB	80x0	LSB of ASP sample rate fractional divide denominator
		ASP Denominator 2. 0x40013	0x00	
		ASP_M_MSB	0x00	MSB of ASP sample rate fractional divide denominator
13	Set ASP LRCK high time	ASP LRCK High Time 1. 0x40014	0x1F	
		ASP_LCHI_LSB	0x1F	LSB of ASP LRCK high time duration
		ASP LRCK High Time 2. 0x40015	0x00	
		ASP_LCHI_MSB	0x00	MSB of ASP LRCK high time duration
			0.05	
14	Set ASP LRCK period	ASP LRCK Period 1. 0x40016	0x3F	
14	Set ASP LRCK period	ASP_LCR_LSB	0x3F 0x3F	LSB of ASP LRCK period
14	Set ASP LRCK period			LSB of ASP LRCK period



Example 5-10	Startup to I2S	Playback in Mond	Mode (Cont.)

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
	Configure ASP clock	ASP Clock Configuration. 0x40018	0x1C	DESCRIPTION
	coga.co.ke. c.co.k	Reserved	000	
		ASP_M/SB	1	Set ASP port to be master
		ASP_SCPOL_OUT	1	Configure clock polarity for I2S input
		ASP_SCPOL_IN ASP_LCPOL_OUT	Ó	
		ASP_LCPOL_IN	Ō	
16	Configure ASP frame	ASP Frame Configuration. 0x40019	0x0A	
		Reserved	000	Configure ASP port to accept I2S input
		ASP_STP ASP_5050	0 1	
		ASP_FSD	010	
17	Set ASP channel location	ASP Channel 1 Location. 0x50000	0x00	
		ASP_RX_CH1	0x00	ASP Channel 1 starts on SCLK0
		ASP Channel 2 Location. 0x50001	0x00	
		ASP_RX_CH2	0x00	ASP Channel 2 starts on SCLK0
18	Set ASP channel size and enable. Set both Channel 1	ASP Channel 1 Size and Enable. 0x5000A		F for Left/Right channel
	and Channel 2 to the same		0000 0/1	ASP Channel 1 Active Phase
	active phase to get the	ASP RX CH1 FN	1	ASP Channel 1 Enable
	same data for mono mode.	ASF_RA_CITI_RES	11	ASP Channel 1 Size is 32 bits
		ASP Channel 2 Size and Enable. 0x5000B		F for Left/Right channel
		Reserved ASP RX CH2 AP	0000 0/1	ASP Channel 2 Active Phase
		ASP RX CH2 AP ASP RX CH2 EN	1	ASP Channel 2 Enable
		ASP_RX_CH2_RES	11	ASP Channel 2 Size is 32 bits
19	U	HPF filter is used. Deemphasis off.		
20	Configure PCM filter	PCM Filter Option. 0x90000	0x02	
		FILTER_SLOW_FASTB PHCOMP_LOWLATB	0 0	
		NOS	Ö	
		Reserved	0 0	
		PCM_WBF_EN HIGH PASS	0 1	High pass filter is selected
		DEEMP_ON	Ó	g passs solested
21	Set volume for channel B	PCM Volume B. 0x90001	0x00	
		PCM_VOLUME_B	0x00	Set volume to 0 dB
22	Set volume for channel A	PCM Volume A. 0x90002	0x00	
		PCM_VOLUME_A	0x00	Set volume to 0 dB
23	Configure PCM path signal control	PCM Path Signal Control 1. 0x90003	0xEC	0.6
	Control	PCM_RAMP_DOWN PCM_VOL_BEQA	1 1	Soft ramp down of volume on filter change Volume setting on both channels controlled by PCM_ VOLUME_A
		PCM_SZC_	10	Enable soft ramp
		PCM_AMUTE PCM_AMUTEBEQA	1 1	Mute after reception of 8192 samples of 0 or –1. Mute only when AMUTE condition is detected on both
		_	'	channels
		PCM_MUTE_A PCM_MUTE_B	0 0	Function is disabled Function is disabled
		PCM Path Signal Control 2. 0x90004	0x00	Turiction is disabled
		Reserved	0000	
		PCM_INV_A	0	Disable all functions in this register
		PCM_INV_B PCM_SWAP_CHAN	0 0	
		PCM_COPY_CHAN	0	
24	Configure HP			
25	Configure Class H amplifie	rClass H Control. 0xB0000	0x1E	
		Reserved	000	Output signal determines valtage level
		ADPT_PWR HV EN	1 11 1	Output signal determines voltage level High voltage mode enabled
_		EXT_VCPFILT	0	Using internal VCPFILT source.
26	Set HP output to full scale	HP Output Control 1. 0x80000	0x30	
		HP_CLAMPA	0	
		HP ⁻ CLAMPB OUT FS	0 11	Set headphone output to full scale (1.732 V rms)
		HP_IN_EN	0	
		HP_IN_LP Reserved	0 0	
		+1dB_EN	0	



E	xample 5-10. Startup to	l ² S Playback in Mono Mode <i>(Cont.)</i>		
STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
27	Configure Headphone	HP Detect. 0xD0000	0x04	
	detect	HPDETECT_CTRL HPDETECT_INV HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME Reserved	00 0 0 0 10 0	HP detect disabled HP detect input is not inverted Tip sense rising debounce time set to 0 ms Tip sense falling debounce time set to 500 ms
28	Headphone detect	HP Detect. 0xD0000	0xC4	
		HPDETECT_CTRL HPDETECT_INV HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME Reserved	11 0 0 0 10 0	HP detect enabled HP detect input is not inverted Tip sense rising debounce time set to 0 ms Tip sense falling debounce time set to 500 ms
29	Enable interrupts			
30	Read Interrupt Status 1 re	gister (0xF0000) and Interrupt Status 2 register (0x	F0001) to	clear sticky bits.
31		Interrupt Mask 1. 0xF0010	0x87	
	interrupts	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	1 0 0 0 0 1 1 1	Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt
32	Enable ASP interrupts	Interrupt Mask 2. 0xF0011	0x07	
		ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved	0 0 0 0 0 111	Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt
33	Wait for interrupt. Check if	XTAL_READY_INT = 1 in Interrupt Status 1 regist	er (0xF000	00).
34	Switch MCLK source to	System Clocking Control 1. 0x10006	0x04	
	XTAL	Reserved MCLK_INT MCLK_SRC_SEL	0000 0 1 00	MCLK Source set to XTAL. MCLK_INT frequency set to 22.5792 MHz
35	Wait at least 150 µs.			
36	Enable ASP clocks	Pad Interface Configuration. 0x1000D	0x02	
		Reserved XSP_3ST ASP_3ST	0000 00 1 0	XSP Interface status is don't care (set to default) Enable serial clocks in Master Mode
37	Enable mono mode	Refer to Section 5.12.1 for the Sequence for Enal	olin <mark>g Mo</mark> no	Mode
38	Power up HP	Refer to Ex. 5-5 for PCM power-up sequence		

5.13.5 Power-Up Sequence to DSD Playback in Mono Mode

In Ex. 5-8, a 22.5792-MHz crystal is used, the PLL is used to create a 24.576-MHz MCLK, XSP is set as DSD slave at 2.8224 MHz, and full-scale output is 1.732 Vrms.

Example 5-11. Startup to DSD Playback in Mono Mode

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Apply all relevant power supplies,	then assert RESET.		
2	Wait for 1.5 ms.			
3	Configure XTAL driver			
4		Crystal Setting. 0x20052	0x04	
	strength (assuming River Crystal at 22.5792 MHz)	Reserved XTAL_IBIAS	0000 0 100	Bias current set to 12.5 μA
5	Read Interrupt Status 1 register (0	0xF0000) to clear any pending interrupts.		
6	Enable XTAL interrupts	Interrupt Mask 1. 0xF0010	0xE7	
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	1 1 0 0 1 1	Enable XTAL_READY interrupt Enable XTAL_ERROR interrupt



Example 5-11	Startup t	to DSD	Playback in	Mono Mode	(Cont.)
	. Jiai lub i	טטט ט	Flavback III	INICITO INICAE	1 COIIL.

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
7	Start XTAL	Power Down Control. 0x20000	0xF6	
		PDN_XSP	1	
		PDN_ASP PDN_DSDIF	1 1	
		PDN HP	1	
		PDN_XTAL	0	Power up XTAL driver
		PDN_PLL PDN_CLKOUT	1 1	
		Reserved	Ö	
8	Configure PLL. Input is 22.5792	MHz. Output is 24.576 MHz.		
9	Power up PLL	Power Down Control. 0x20000	0xF2	
		PDN_XSP	1	
		PDN_ASP	1	
		PDN_DSDIF PDN_HP	1	
		PDN XTAL	Ó	
		PDN_PLL PDN_CLKOUT	0	Power up PLL
		Reserved	Ó	
10	Set PLL predivide	PLL Setting 9. 0x40002	0x03	
	·	Reserved	0000 00	
		PLL_REF_PREDIV	11	Divide PLL Reference by 8
11	Set PLL Output Divide	PLL Setting 6. 0x30008	80x0	
		PLL_OUT_DIV	80x0	Divide PLL output by 8
12	Set Fractional portion of PLL	PLL Setting 2. 0x30002	0x00	
	divide ratio	PLL_DIV_FRAC_0	0x00	
		PLL Setting 3. 0x30003	0xF7	
		PLL_DIV_FRAC_1	0xF7	
		PLL Setting 4. 0x30004	0x06	
		PLL_DIV_FRAC_2	0x06	
13	Set integer portion of PLL divide	PLL Setting 5. 0x30005	0x44	
	ratio	PLL_DIV_INT	0x44	
14	Set PLL Mode	PLL Setting 8. 0x3001B	0x01	
		Reserved	0000 00	II. 500/540 f
		PLL_MODE Reserved	0 1	Use 500/512 factor
15	Set PLL Calibration Ratio	PLL Setting 7. 0x3000A	0x8B	
.0	Cot i EE Cambradon i tado	PLL_CAL_RATIO	0x8B	Set PLL Cal Ratio to 139
16	Read Interrupt Status 1 register	(0xF0000) to clear any pending interrupts		
	Enable PLL Interrupts	Interrupt Mask 1. 0xF0010	0xE1	
• •		DAC OVFL INT MASK	1	
		HPDETECT PLUG INT MASK	1	
		HPDETECT UNPLŪG NT MASK XTAL READY INT MĀSK	1 0	Enable PLL Ready and Error Interrupts
		XTAL_READT_INT_MASK XTAL_ERROR_INT_MASK	0	
		PLL READY INT MASK	0	
		PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	0 1	
18			•	
10	Start PI I	PLL Setting 1 0v30001		
	Start PLL	PLL Setting 1. 0x30001	0x01	
	Start PLL	PLL Setting 1. 0x30001 Reserved PLL_START	0000 000	Start PLL
19		Reserved	0000 000	
19		Reserved PLL_START	0000 000	
	Configure DSDIF to playback 64	Reserved PLL_START •Fs DSD stream. DSDIF is configured as	0000 000 1 Slave	
	Configure DSDIF to playback 64	Reserved PLL_START FS DSD stream. DSDIF is configured as DSD Volume A. 0x70001	0000 000 1 s Slave 0x00	Start PLL
20	Configure DSDIF to playback 64 Configure DSD Volume Configure DSD path Signal	Reserved PLL_START FS DSD stream. DSDIF is configured as DSD Volume A. 0x70001 DSD_VOLUME_A DSD Processor Path Signal Control 1. 0x70002 DSD_RAMP_UP	0000 000 1 s Slave 0x00 0x00 0xCC	Channel A volume set to 0dB
20	Configure DSDIF to playback 64 Configure DSD Volume Configure DSD path Signal	Reserved PLL_START FS DSD stream. DSDIF is configured as DSD Volume A. 0x70001 DSD_VOLUME_A DSD Processor Path Signal Control 1. 0x70002 DSD_RAMP_UP DSD_VOL_BEQA	0000 000 1 s Slave 0x00 0x00 0xCC	Channel A volume set to 0dB DSD Volume B equals DSD volume A
20	Configure DSDIF to playback 64 Configure DSD Volume Configure DSD path Signal	Reserved PLL_START FS DSD stream. DSDIF is configured as DSD Volume A. 0x70001 DSD_VOLUME_A DSD Processor Path Signal Control 1. 0x70002 DSD_RAMP_UP DSD_VOL_BEQA DSD_SZC	0000 000 1 s Slave 0x00 0x00 0xCC	Channel A volume set to 0dB
20	Configure DSDIF to playback 64 Configure DSD Volume Configure DSD path Signal	Reserved PLL_START FS DSD stream. DSDIF is configured as DSD Volume A. 0x70001 DSD_VOLUME_A DSD Processor Path Signal Control 1. 0x70002 DSD_RAMP_UP DSD_VOL_BEQA	0000 000 1 s Slave 0x00 0x00 0xCC	Channel A volume set to 0dB DSD Volume B equals DSD volume A
20	Configure DSDIF to playback 64 Configure DSD Volume Configure DSD path Signal	Reserved PLL_START *Fs DSD stream. DSDIF is configured as DSD Volume A. 0x70001 DSD_VOLUME_A DSD Processor Path Signal Control 1. 0x70002 DSD_RAMP_UP DSD_VOL_BEQA DSD_SZC Reserved	0000 000 1 s Slave 0x00 0x00 0xCC	Channel A volume set to 0dB DSD Volume B equals DSD volume A Immediate change Mute occurs after 256 repeated 8-bit DSD mute patterns Mute happens only when mute pattern is detected in both
20	Configure DSDIF to playback 64 Configure DSD Volume Configure DSD path Signal	Reserved PLL_START PFS DSD stream. DSDIF is configured as DSD Volume A. 0x70001 DSD_VOLUME_A DSD Processor Path Signal Control 1. 0x70002 DSD_RAMP_UP DSD_VOL_BEQA DSD_SZC Reserved DSD_AMUTE	0000 000 1 S Slave 0x00 0xCC 1 1 0 0	Channel A volume set to 0dB DSD Volume B equals DSD volume A Immediate change Mute occurs after 256 repeated 8-bit DSD mute patterns



Example 5-11. Startu	p to DSD Play	vback in Mond	Mode	(Cont.)

STEP		REGISTER/BIT FIELDS	VALUE	DESCRIPTION
22	Configure DSD Interface	DSD Interface Configuration. 0x70003	0x00	
		Reserved	00000	DOD is also lesses
		DSD_M/SB DSD_PM_EN	0 0	DSD is clock slave Function is disabled
		DSD_PM_SEL	ŏ	Function is disabled
23	Configure DSD path Signal	DSD Processor Path Signal Control 2.	0x13	
	Control 2	0x70004		
		Reserved	0	
		DSD_PRC_SRC DSD_EN	00 1	Set source of DSD processor to DSDIF Enable DSD playback
		Reserved	Ó	Lilable DSD playback
		DSD_SPEED	0	Set DSD clock speed to 64•FS
		STA_DSD_DET	1 1	Static DSD detection enabled
24	Configure DCD noth Signal	INV_DSD_DET		Invalid DSD detection enabled
24	Configure DSD path Signal Control 3.	DSD Processor Path Signal Control 3. 0x70006	UXC5/UXC	7 for Leit/Right Channel
	Enable mono mode:	DSD ZERODB	1	The SACD 0-dB reference level (50%modulation index)
	a. Select Channel A/B (DSD_SWAP_CHAN)	_		matches PCM 0-dB full scale.
	b. Copy Channel A to B	DSD_HPF_EN Reserved	1 0	Enable HPF in DSD processor
	(DSD_COPY_CHAN)	SIGCTL DSDEQPCM	0	Function is disabled
	c. Invert Channel B	DSD_IN∇_A	Ö	Function is disabled
	(DSD_INV_B)	DSD_INV_B	1	Function is enabled
		DSD_SWAP_CHAN DSD_COPY_CHAN	0/1 1	Function is enabled/disabled Function is enabled
25	Configure HP			
	Configure Class H Amplifier	Class H Control. 0xB0000	0x1E	
	,	Reserved	000	
		ADPT_PWR	111	Output signal determines voltage level
		HV_EN EXT VCPFILT	1 0	High Voltage Mode Enabled Using Internal VCPFILT source.
27	Set HP output to full scale	HP Output Control 1. 0x80000	0x30	Osing internal VCF1 ic1 source.
21	Set HE output to full scale	HP CLAMPA	0,30	
		HP_CLAMPA HP_CLAMPB	0	
		OUT_FS	11	Set headphone output to Full Scale (1.732 V rms)
		HP_IN_EN	0	
		HP_IN_LP Reserved	0 0	
		+1dB_EN	Ö	
28	Configure Headphone Detect	HP Detect. 0xD0000	0x04	
		HPDETECT_CTRL	00	HP detect disabled
		HPDETECT_INV	0	HP detect input is not inverted
		HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME	0 0 10	Tip Sense rising debounce time set to 0 ms Tip sense falling debounce time set to 500 ms
		Reserved	0	The series raining deboaries time set to see me
29	Headphone Detect	HP Detect. 0xD0000	0xC4	
		HPDETECT_CTRL	11	HP detect enabled
		HPDETECT_INV	0	HP detect input is not inverted
		HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME	0 0 10	Tip sense rising debounce time set to 0 ms Tip sense falling debounce time set to 500 ms
		Reserved	0	Tip serise raining debodrice time set to 500 ms
30	Enable Interrupts			
31	Read Interrupt Status 1 register	(0xF0000) and Interrupt Status 5 register	(0xF0004) to clear sticky bits
32	Enable Headphone Detect	Interrupt Mask 1. 0xF0010	0x81	
	Interrupts	DAC_OVFL_INT_MASK	1	
		HPDETECT_PLUG_INT_MASK	0	Unmask HPDETECT_PLUG interrupt and
		HPDETECT UNPLÜG	0 0	HPDETECT_UNPLUG interrupt
		XTAL ERROR INT MASK	ŏ	
		PLL_READY_INT_MASK	0	
		PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	0 1	
33	Enable DSD Interrupts	Interrupt Mask 5. 0xF0014	0x03	
55	Enable DOD Interrupts	DSD_STUCK_INT_MASK	0.003	Enable DSD_STUCK interrupt
		DSD_STOCK_INT_MASK DSD_INVAL_A_INT_MASK	Ö	Enable DSD_STOCK interrupt
		DSD INVAL B INT MASK	0	Enable DSD INVAL B interrupt
		DSD_SILENCE_A_INT_MASK	0	Enable DSD_SILENCE_A interrupt
		DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK	0 0	Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt
		DOP_MRK_DET_INT_MASK	1	Disable DOP_MRK_DET interrupt
			1	Disable DOP_ON interrupt
		DOP_ON_INT_MASK READY_INT = 1 in Interrupt Status 1 reg	· ·	<u> </u>



Example 5-11.	Startup to DSD	Playback in M	ono Mode (Cont.)
---------------	----------------	---------------	------------------

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
35	Switch MCLK source to PLL	System Clocking Control 1. 0x10006	0x01	
		Reserved	00000	
		MCLK_INT	0	MCLK Source set to PLL. MCLK_INT frequency set to
		MCLK_SRC_SEL	01	24.576 MHz
36	Wait at least 150 µs.			
37	Power up HP	Refer to Ex. 5-6 for DSD power-up sequ	ence. Note	e that in Step 1 of Ex. 5-6, use HH = DF for the DSD interface.

5.13.6 Power-Up Sequence to DoP Playback with PLL in Mono Mode

In Ex. 5-9, an external 19.2-MHz MCLK is used with a PLL to generate an internal MCLK or 22.5792 MHz, and the ASP is in clock master receiving DoP data with LRCLK at 176.4 kHz and SCLK at 8.4672 MHz.

Example 5-12. DoP Playback with PLL in Mono Mode

STEF	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Apply all relevant power supplies, then assert	RESET.		
2	Wait for 1.5 ms.			
3	Configure PLL. XTI/MCLK input coming from a settings for other frequency combinations	an external 19.2 MHz source with PLL o	output set	to 22.5792 MHz. Refer to Section 4.7.2 for register
4	Power up PLL	Power Down Control. 0x20000	0xFA	
		PDN_XSP PDN_ASP PDN_DSDIF	X X	
		PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	x x 0 x 0	Power up PLL block
5	Set PLL Predivide value	PLL Setting 9. 0x40002	0x03	
		Reserved PLL_REF_PREDIV	0000 00 11	Set PLL predivide value to 8
6	Set PLL output divide	PLL Setting 6. 0x30008	80x0	
		PLL_OUT_DIV	80x0	Set PLL output divide value to 8
7	Set Fractional portion of PLL Divide Ratio	PLL Setting 2. 0x30002	0x00	
		PLL_DIV_FRAC_0	0x00	Set LSB of PLL fractional divider value to 0
		PLL Setting 3. 0x30003	0x00	
		PLL_DIV_FRAC_1	0x00	Set Middle Byte of PLL fractional divider value to 0
		PLL Setting 4. 0x30004	0x80	0.11100.1501.15
	6 (DI DI I D C	PLL_DIV_FRAC_2	0x80	Set MSB of PLL fractional divider value to 0x80
8	Set Integer portion of PLL Divide Ratio	PLL Setting 5. 0x30005	0x49	Oct DI Listenes Divide value to 0:40
9	Set PLL mode	PLL_DIV_INT	0x49	Set PLL integer Divide value to 0x49
9	Set PLL mode	PLL Setting 8. 0x3001B Reserved	0x01 0000 00	
		PLL_MODE Reserved	0	500/512 factor is used in PLL frequency calculation
10	Read Interrupt Status 1 register (0xF0000) to	clear sticky bits.		
11	Set PLL calibration ratio	PLL Setting 7. 0x3000A	0x97	
		PLL_CAL_RATIO	0x97	PLL Calibration Ratio is set to 0x97 (151)
12	Enable PLL interrupts	Interrupt Mask 1. 0xF0010	0xF9	
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_READY_INT_MASK PDN_DONE_INT_MASK	1 1 1 1 1 0 0	DAC_OVFL_INT is don't care Unmask HPDETECT_PLUG interrupt Unmask HPDETECT_UNPLUG interrupt XTAL_READY_INT is Don't Care XTAL_ERROR_INT is Don't Care PLL_READY Interrupt is already unmasked PLL_ERROR Interrupt is already unmasked PDN_DONE_INT is Don't Care
13	Start PLL	PLL Setting 1. 0x30001	0x01	
		PLL_START	0000 000) Enable PLL Output
	Playback DoP audio. Assuming 64•Fs DSD s	tream		
_	Configure ASP interface for DoP input			
16	Set ASP sample rate	Serial Port Sample Rate. 0x1000B	0x05	
		Reserved ASP_SPRATE	0000 0101	Set sample rate to 176.4 kHz



Example 5-12. DoP Playback with PLL in Mono Mode (Cont.)					
TEP TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION		
17 Set ASP sample bit size. XSP is don't care	Serial Port Sample Bit Size. 0x1000C	0x05			
	Reserved	0000	V0D		
	XSP_SPSIZE ASP_SPSIZE	01 01	XSP sample bit size set to 24 bits ASP sample bit size set to 24 bits		
18 Set ASP numerator	ASP Numerator 1. 0x40010	0x03	ASF sample bit size set to 24 bits		
To Set ASI Humerator	ASP N LSB	0x03	LSB of ASP sample rate fractional divide		
	ASP_IN_LSB	UXUS	numerator		
	ASP Numerator 2. 0x40011	0x00			
	ASP_N_MSB	0x00	MSB of ASP sample rate fractional divide		
	7.6e2	o, co	numerator		
19 Set ASP denominator	ASP Denominator 1. 0x40012	80x0			
	ASP_M_LSB	80x0	LSB of ASP sample rate fractional divide		
			denominator		
	ASP Denominator 2. 0x40013	0x00			
	ASP_M_MSB	0x00	MSB of ASP sample rate fractional divide		
OO Oot AOD I DOK birth time	AOD I DOMINIST Time A 0140044	0:47	denominator		
20 Set ASP LRCK high time	ASP LCLI LCP	0x17	LOD of ACD LOCK block floor of the		
	ASP_LCHI_LSB	0x17	LSB of ASP LRCK high time duration		
	ASP LRCK High Time 2. 0x40015	0x00	MOD - f AOD I DOWN I I I I I I I I I I I I I I I I I I I		
	ASP_LCHI_MSB	0x00	MSB of ASP LRCK high time duration		
21 Set ASP LRCK period	ASP LRCK Period 1. 0x40016	0x2F	100 (100 100)		
	ASP_LCPR_LSB	0x2F	LSB of ASP LRCK period		
	ASP LRCK Period 2. 0x40017	0x00			
	ASP_LCPR_MSB	0x00	MSB of ASP LRCK period		
22 Configure ASP clock	ASP Clock Configuration. 0x40018	0x1C			
	Reserved	000	0.4400 44.4 14.4		
	ASP_M/SB ASP_SCPOL_OUT	1 1	Set ASP port to be Master Set output SCLK polarity		
	ASP_SCPOL_IN	i	Input SCLK polarity is don't care		
	ASP_LCPOL_OUT	0	Set Output LRCK polarity		
00.0.5	ASP_LCPOL_IN	0	Input LRCK polarity is don't care		
23 Configure ASP frame	ASP Frame Configuration. 0x40019	0x0A			
	Reserved ASP_STP	000 0			
	ASP 5050	1	Configure ASP port to accept I2S input		
	ASP_FSD	010			
24 Set ASP channel location	ASP Channel 1 Location. 0x50000	0x00			
	ASP_RX_CH1	0x00	ASP Channel 1 starts on SCLK0		
	ASP Channel 2 Location. 0x50001	0x00			
	ASP_RX_CH2	0x00	ASP Channel 2 starts on SCLK0		
25 Set ASP channel size and enable	ASP Channel 1 Size and Enable.	0x06			
	0x5000A				
	Reserved ASP RX CH1 AP	0000	ASP Channel 1 active phase		
	ASP_RX_CH1_AP ASP_RX_CH1_EN	1	ASP Channel 1 enable		
	ASP_RX_CH1_RES	10	ASP Channel 1 size is 24 bits		
	ASP Channel 2 Size and Enable. 0x5000B	0x0E			
	Reserved	0000	AOD Observation of the		
	ASP_RX_CH2_AP ASP_RX_CH2_EN	1 1	ASP Channel 2 active phase ASP Channel 2 enable		
	ASP_RX_CH2_EN ASP_RX_CH2_RES	10	ASP Channel 2 size is 24 bits		
26 Wait for interrupt. Check if PLL_READY_IN					
27 Configure DSD processor	,	•			
28 Configure DSD volume	DSD Volume A. 0x70001	0x00			
5	DSD_VOLUME_A	0x00	Channel A volume set to 0 dB		
29 Configure DSD Path Signal Control 1	DSD Processor Path Signal Control 1.	0xCC	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
25 Co.mgaro Dob i dai Oigilai Comaoi i	0x70002	0,00			
	DSD_RAMP_UP	1			
	DSD_VOL_BEQA	1	DSD Volume B equals DSD volume A		
	DSD_SZC_ Reserved	0	Immediate change		
	DSD_AMUTE	1	Mute occurs after 256 repeated 8-bit DSD mute		
	_		patterns		
	DSD_AMUTE_BEQA	1	Mute happens only when mute pattern is detected in both channels		
	DSD MUTE A	0	In both channels Function is disabled		
		-	Function is disabled		

DS1155F1 88



Example 5-12. DoP Playback with PLL in Mono Mode (Cont.)

STEP TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
30 Configure DSD interface	DSD Interface Configuration. 0x70003	0x04	
	Reserved	00000	
	DSD_M/SB	1	DSD is clock master
	DSD_PM_EN DSD_PM_SEL	0	Function is disabled Function is disabled
31 Configure DSD Path Signal Control 2	DSD Processor Path Signal Control 2.	0x50	Tunotion to disabled
	0x70004		
	Reserved DSD_PRC_SRC	0 10	Set source of DSD processor to ASP
	DSD_FNG_GNG	10	Enable DSD playback
	Reserved	0	
	DSD_SPEED STA DSD DET	0	Set DSD clock speed to 64•Fs Static DSD detection disabled
	INV DSD DET	0	Invalid DSD detection disabled
32 Configure DSD path Signal Control 3. Enable mono mode:	DSD Processor Path Signal Control 3. (0x70006)xC5/0x	C7 for Left/Right channel
a. Select Channel A/B (DSD_SWAP_CHAN)	DOD ZEDODB	1	The SACD 0-dB reference level (50%modulation
b. Copy Channel A to B (DSD_COPY_CHAN	N) BOD_ZEROBB	'	index) matches PCM 0-dB full scale.
c. Invert Channel B (DSD_INV_B)	DSD_HPF_EN	1	Enable HPF in DSD processor
	Reserved SIGCTL DSDEQPCM	0	Function is disabled
	DSD INV A	ő	Function is disabled
	DSD_INV_B	1	Function is enabled
	DSD_SWAP_CHAN DSD_COPY_CHAN	0/1 1	Function is enabled/disabled Function is enabled
33 Configure headphone output for 1.732 V rms	DOD_COLI_CHAN	'	Tunction is enabled
34 Configure Class H amplifier	Class H Control. 0xB0000	0x1E	
·	Reserved	000	
	ADPT_PWR	1 11	Output signal determines voltage level
	HV_EN EXT_VCPFILT	1 0	High voltage mode enabled Using internal VCPFILT source.
35 Set HP output to full scale	HP Output Control 1. 0x80000	0x30	Using internal VCI FIET Source.
	HP CLAMPA	0	
	HP_CLAMPB	0	
	OUT FS	11	Set headphone output to full scale (1.732 V rms
	HP_IN_EN HP_IN_LP	0	
	Reserved	0	
	+1dB_EN	0	
36 Headphone detect	HP Detect. 0xD0000	0xC4	
	HPDETECT_UNIV	11 0	HP detect enabled HP detect input is not inverted
	HPDETECT_INV HPDETECT_RISE_DBC_TIME	00	Tip Sense rising debounce time set to 0 ms
	HPDETECT_FALL_DBC_TIME	10	Tip sense falling debounce time set to 500 ms
	Reserved	0	
37 Enable interrupts	to must Chatus 2 manister (OuFOOOd) and		t Ctatus E register (0)/E0004) to also aticlus hits
Read Interrupt Status 1 register (0xF0000), In		0x99	t Status 5 register (0xF0004) to clear sticky bits.
39 Enable headphone detect interrupts	Interrupt Mask 1. 0xF0010		DAC OVEL INT is don't core
	DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK	1 0	DAC_OVFL_INT is don't care Enable HPDETECT PLUG interrupt
	HPDETECT_UNPLUG_INT_MASK	0	Enable HPDETECT_UNPLUG interrupt
	XTAL READY INT MĀSK	1	XTAL_READY_INT is don't care
	ATAL_READT_INT_WASK		VIAL EDDOD INT:- dawk asse
	XTAL ERROR INT MASK	1	XTAL_ERROR_INT is don't care PLL_READY interrupt already enabled
	XTAL ERROR INT MASK PLL READY INT MASK PLL ERROR INT MASK		PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled
	XTAL ERROR INT MASK PLL READY INT MASK PLL ERROR INT MASK PDN DONE INT MASK	1	PLL_READY interrupt already enabled
40 Enable ASP interrupts	XTAL ERROR INT MASK PLL READY INT MASK PLL ERROR INT MASK PDN DONE INT MASK Interrupt Mask 2. 0xF0011	1 0 0 1 0x07	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care
40 Enable ASP interrupts	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK	1 0 0 1 0x07	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt
40 Enable ASP interrupts	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK	0 0 1 0x07 0 0	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt
40 Enable ASP interrupts	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK	1 0 0 1 0x07	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt
40 Enable ASP interrupts	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLN_DONE_INT_MASK PDN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_NOLRCK_INT_MASK	0 0 1 0x07 0 0 0 0	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt
	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLN_DONE_INT_MASK PDN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved	0 0 1 0x07 0 0 0 0 0 111	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt
	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PL_ERROR_INT_MASK PN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved Interrupt Mask 5. 0xF0014	0 0 1 0x07 0 0 0 0 0 0 111 0x01	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt
	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PL_ERROR_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_LATE_INT_MASK ASP_NOLRCK_INT_MASK Reserved Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK	1 0 0 1 0x07 0 0 0 0 0 111 0x01	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_LATE interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt
	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_EARLY_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK	0 0 1 0x07 0 0 0 0 0 0 111 0x01	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt
	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_B_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_A_INT_MASK	0 0 0 1 0x07 0 0 0 0 0 0 111 0x01 0 0	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE A interrupt
40 Enable ASP interrupts 41 Enable DSD and DoP interrupts	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PL_ERROR_INT_MASK PN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_EARLY_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_A_INT_MASK DSD_SILENCE_B_INT_MASK	0 0 1 0x07 0 0 0 0 0 1111 0x01 0 0 0	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_LATE interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE_A interrupt Enable DSD_SILENCE_B interrupt
	XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PLL_ERROR_INT_MASK PN_DONE_INT_MASK Interrupt Mask 2. 0xF0011 ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved Interrupt Mask 5. 0xF0014 DSD_STUCK_INT_MASK DSD_INVAL_B_INT_MASK DSD_INVAL_B_INT_MASK DSD_SILENCE_A_INT_MASK	0 0 0 1 0x07 0 0 0 0 0 0 111 0x01 0 0	PLL_READY interrupt already enabled PLL_ERROR interrupt already enabled PDN_DONE_INT is don't care Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE A interrupt



STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
42	Wait for interrupt. Check if PLL_READY_IN7	Γ = 1 in Interrupt Status 1 register(0xF00	00).	
43	Set MCLK source and frequency	System Clocking Control. 0x10006	0x05	
		Reserved MCLK_INT MCLK_SRC_SEL	0000 0 1 01	MCLK Frequency is set to 22.5792 MHz MCLK Source is set to PLL
44	Wait for at least 150 µs.			
45	Enable ASP clocks	Pad Interface Configuration. 0x1000D	0x02	
		Reserved XSP_3ST ASP_3ST	0000 00 1 0	XSP Interface status is don't care (set to default) Enable serial clocks in Master Mode
46	Power up HP	Refer to Ex. 5-6 for DSD power-up se over ASP interface.	equence.	Note that in Step 1 of Ex. 5-6, use HH = BF for DoP

5.13.7 Analog-In Startup

Ex. 5-13 shows an example sequence of starting up the CS43131 in analog passthrough mode.

Example 5-13. Start Up to Analog-In

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Apply all relevant power supplies, then assert RESET.			
2	Wait for 1.5 ms. MCLK Source is set to RCO by default.			
3	Enable Headphone detect. Refer to Section 5.13.11 "Headphone Detection"			
4	Enable HPINx path. Refer to Section 5.5.1 "HPINx Alternate Headphone Path Enable Sequence"			

5.13.8 Switching from Analog-In to PCM Playback

Ex. 5-14 assumes that:

- The CS43131 is powered up, out of reset, and is currently operating in analog passthrough mode as in Ex. 5-13.
- The ASP and PCM interfaces are not yet configured.
- CS43131 XTI/XTO is connected to a 22.5792-MHz crystal.
- · ASP interface is slave.

Example 5-14. Switching from Analog-In to PCM Playback

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Configure XTAL driver.			
2	Configure XTAL bias current	Crystal Setting. 0x20052	0x04	
	strength (assuming River Crystal	Reserved	00000	
	at 22.5792 MHz)	XTAL_IBIAS	100	Bias current set to 12.5 μA
3	Read Interrupt Status 1 register	(0xF0000) to clear sticky bits.		
4	Enable XTAL interrupts	Interrupt Mask 1. 0xF0010	data(0xF0010) AND 0xE7	
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	x x 0 0 x x x	Enable XTAL_READY interrupt Enable XTAL_ERROR interrupt
5	Start XTAL	Power Down Control. 0x20000	data (0x20000) AND 0xF6	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	x x x 0 x x	Power up XTAL driver
6	Configure ASP interface. Sample	e rate set to 44.1 kHz. ASP is slave to in	coming clock.	
7	Set ASP sample rate	Serial Port Sample Rate. 0x1000B	0x01	
		Reserved ASP_SPRATE	0000 0001	Set sample rate to 44.1 kHz



		m Analog-In to PCM Playback <i>(Cont.</i>	<i>)</i>	
TEP		REGISTER/BIT FIELDS	VALUE	DESCRIPTION
8	don't care	is Serial Port Sample Bit Size. 0x1000C	0x04	
	dont care	Reserved XSP_SPSIZE	0000 01	XSP sample bit size is don't care
		ASP_SPSIZE	00	ASP sample bit size set to 32 bits
9	Set ASP numerator	ASP Numerator 1. 0x40010	0x01	·
		ASP_N_LSB	0x01	LSB of ASP sample rate fractional divide numerator
		ASP Numerator 2. 0x40011	0x00	
		ASP_N_MSB	0x00	MSB of ASP sample rate fractional divide numerator
10	Set ASP denominator	ASP Denominator 1. 0x40012	0x08	med errice cample rate machinal arras namerate
	COLVICT CONTINUATOR	ASP_M_LSB	0x08	LSB of ASP sample rate fractional divide denomina
		ASP Denominator 2. 0x40013	0x00	202 017 for cample rate madienar arride denomina
		ASP_M_MSB	0x00	MSB of ASP sample rate fractional divide denomina
11	Set ASP LRCK high time	ASP LRCK High Time 1. 0x40014	0x1F	MOD of Act. Sample rate fractional divide denomina
"	Set ASF ENCK High time	ASP_LCHI_LSB	0x1F	LSB of ASP LRCK high time duration
		ASP LRCK High Time 2. 0x40015	0x00	ESB OF ASF ENCK HIGH time duration
			0x00	MCD of ACD L DCK high time duration
10	Cat ACD L DCK paried	ASP_LCHI_MSB		MSB of ASP LRCK high time duration
12	Set ASP LRCK period	ASP LRCK Period 1. 0x40016	0x3F	LOD of AOD L DOK words d
		ASP_LCPR_LSB	0x3F	LSB of ASP LRCK period
		ASP LRCK Period 2. 0x40017	0x00	MOD (AOD I DO)(
		ASP_LCPR_MSB	0x00	MSB of ASP LRCK period
13	Configure ASP clock	ASP Clock Configuration. 0x40018	0x0C	
		Reserved ASP_M/SB	000	Set ASP port to be Slave
		ASP_IN/3B ASP_SCPOL_OUT	0 1	Configure clock polarity for I ² S input
		ASP SCPOL IN	1	comgard door polarity for the impair
		ASP_LCPOL_OUT	0 0	
14	Configure ASP frame	ASP_LCPOL_IN ASP Frame Configuration. 0x40019	0x0A	
17	Comigure ASI Traine	Reserved	000	Configure ASP port to accept I2S input
		ASP STP	0	Configure ASF port to accept 123 input
		ASP 5050	1	
		ASP_FSD	010	
15	Set ASP channel location	ASP Channel 1 Location. 0x50000	0x00	
		ASP_RX_CH1	0x00	ASP Channel 1 starts on SCLK0
		ASP Channel 2 Location. 0x50001	0x00	
		ASP_RX_CH2	0x00	ASP Channel 2 starts on SCLK0
16	Set ASP channel size and enab	oleASP Channel 1 Size and Enable. 0x5000A	0x07	
		Reserved	0000	
		ASP_RX_CH1_AP ASP_RX_CH1_EN	0	ASP Channel 1 active phase
		ASP_RX_CH1_EN ASP_RX_CH1_RES	1 11	ASP Channel 1 enable ASP Channel 1 size is 32 bits
		ASP Channel 2 Size and Enable. 0x5000B	0x0F	You chained to be to be bloom
		Reserved	0000	
		ASP RX CH2 AP	1	ASP Channel 2 active phase
		ASP_RX_CH2_EN	1	ASP Channel 2 enable ASP Channel 2 size is 32 bits
17	Configure PCM interface. HPF	ASP_RX_CH2_RES	11	ASF Chamer 2 size is 32 bits
17		•	0,02	
18	Configure PCM Filter	PCM Filter Option. 0x90000	0x02	
		FILTER_SLOW_FASTB PHCOMP_LOWLATB	0	
		NOS Posoniod	0	
		Reserved PCM WBF EN	0 0 0	
		HIGH_PASS	1	High Pass Filter is selected
		DEEMP_ON	0	
19	Set Volume for Channel B	PCM Volume B. 0x90001	0x00	
_		PCM_VOLUME_B	0x00	Set volume to 0 dB
20	Cat Valuma for Channel A	DCM Valuma A 0v00002	0,400	

DS1155F1 91

0x00 0x00

Set volume to 0 dB

PCM Volume A. 0x90002
PCM_VOLUME_A

20 Set Volume for Channel A



Example 5-14.	Switching f	from Analo	a-In to	PCM Play	vback /	(Cont.)	

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
21	Configure PCM Path Signal	PCM Path Signal Control 1. 0x90003	0xEC	
	Control	PCM_RAMP_DOWN PCM_VOL_BEQA	1 1	Soft ramp down of volume on filter change Volume setting on both channels controlled by PCM_VOLUME_A
		PCM_SZC	10	Enable soft ramp
		PCM_AMUTE PCM_AMUTEBEQA	1	Mute after reception of 8192 samples of 0 or –1. Mute only when AMUTE condition is detected on both channels
		PCM_MUTE_A	0	Function is disabled
		PCM_MUTE_B	0	Function is disabled
		PCM Path Signal Control 2. 0x90004	0x00	Disable all for all and in their consists or
		Reserved PCM_INV_A PCM_INV_B	0000 0 0	Disable all functions in this register
		PCM_SWAP_CHAN PCM_COPY_CHAN	0	
22	Configure HP interface			
23	Configure Class H Amplifier	Class H Control. 0xB0000	0x1E	
		Reserved	000	
		ADPT_PWR	1 11	Output signal determines voltage level
		HV_EN EXT_VCPFILT	1 0	High voltage mode enabled Using Internal VCPFILT source.
24	Headphone Detect	HP Detect. 0xD0000	0xC4	
	20000	HPDETECT CTRL	11	HP Detect enabled
		HPDETECT_INV	0	HP detect input is not inverted
		HPDETECT_RISE_DBC_TIME	0 0	Tip Sense rising debounce time set to 0 ms
		HPDETECT_FALL_DBC_TIME Reserved	10 0	Tip sense falling debounce time set to 500 ms
25	Enable interrupts			
26	Read Interrupt Status 1 registe	r (0xF0000) and Interrupt Status 2 registe	er (0xF0001) to	clear sticky bits.
27	Enable headphone detect interrupts	Interrupt Mask 1. 0xF0010	data(0xF001 AND 0x9F	0)
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	x 0 0 x x x x	Enable HPDETECT_PLUG interrupt Enable HPDETECT_UNPLUG interrupt
28	Enable ASP interrupts	Interrupt Mask 2. 0xF0011	0x07	
		ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved	0 0 0 0 0 111	Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt
29	Initiate a soft ramp down of HP	INx input to mute.		
30	Disable HPINx	Refer to Section 5.5.2		
31	-	L_READY_INT = 1 in Interrupt Status 1 r		00).
32	Switch MCLK source to XTAL	System Clocking Control 1. 0x10006	0x04	
		Reserved	0000 0	MCLK Source act to VTAL MCLK INT fraguency act
		MCLK_INT MCLK_SRC_SEL	1 00	MCLK Source set to XTAL. MCLK_INT frequency set to 22.5792MHz
33	Wait at least 150 µs.			
34	Power up ASP	Power Down Control. 0x20000	0xB6	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL	1 0 1 1 0 1	Enable ASP data pins XTAL is already enabled
		DDM CLKOUT	4	
		PDN_CLKOUT Reserved	0	



5.13.9 Switching from PCM to Analog-In Playback

Ex. 5-15 makes the following assumptions:

- The CS43131 is powered up, out of reset, and currently operating in PCM playback mode.
- A headphone is connected to the headphone jack.
- Headphone detect is enabled and HPDETECT_PLUG_INT = 1.
- · XTAL is used as MCLK source.

Example 5-15. Switching from PCM to Analog-In Playback

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Enable soft ramp	PCM Path Signal Control 1. 0x90003	data(0x90003) OR (0xA0)	
		PCM RAMP DOWN	1	Enable soft ramp
		PCM_VOL_BEQA	X	•
		PCM_SZC	10	
		PCM_AMUTE	X	
		PCM_AMUTEBEQA	X	
		PCM_MUTE_A	0	
		PCM_MUTE_B	U	
2	PCM Power Down Sequence	Refer to Section 5.6.1		
3	Set MCLK Source to RCO	System Clocking Control 1. 0x10006	0x06	
		Reserved	0 0000	
		MCLK_INT	1	Frequency of MCLK_INT is don't care
		MCLK_SRC_SEL	10	MCLK source set to RCO
4	Wait for 150 µs.			
5	Power down crystal	Power Down Control. 0x20000	data (0x20000) OR	
	•		`(80x0) ´	
		PDN XSP	Х	
		PDN_ASP	1	ASP already powered down
		PDN_DSDIF	X	• •
		PDN_HP	1	HP already powered down
		PDN_XTAL	1	Power down XTAL.
		PDN_PLL	X	
		PDN_CLKOUT	X	
		Reserved	0	
6	Enable HPINx	Refer to Section 5.5.1		



5.13.10 Switching MCLK Frequency

Ex. 5-16 shows steps necessary to switch the MCLK frequency in order to play audio at a different sample rate that is no longer an integer divide of current MCLK. It makes the following assumptions:

- The CS43131 is already powered up and out of reset.
- MCLK INT is 22.5792 MHz, and the sample rate is an integer divide of MCLK.
- ASP is used for audio delivery and PDN HP = 0.

Example 5-16. Sequence for Switching MCLK Frequency

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Power down PCM	Refer to Ex. 5-3 for PCM power-down	n sequence	
2	Switch MCLK Source to RCO			
3	Set MCLK Source to RCO	System Clocking Control 1. 0x10006	0x06	
		Reserved MCLK_INT MCLK_SRC_SEL	0000 0 1 10	Frequency of MCLK_INT is don't care MCLK source set to RCO
4	Wait for 150 µs.			
5	Switch to a different MCLK Frequency	. Assuming new MCLK frequency is 24.576	6MHz.	
6	Change MCLK_INT frequency to	System Clocking Control 1. 0x10006	0x02	
	24.576 MHz	Reserved MCLK_INT MCLK_SRC_SEL	0000 0 0 10	MCLK_INT frequency set to 24.576 MHz
7	Configure ASP for appropriate sample	rate, bit size and clock mode. Unmute PC	M CHA and Cl	HB outputs. Enable appropriate interrupts
8	Switch MCLK source to direct MCLK n	node System Clocking Control 1. 0x10006	0x0	
		Reserved MCLK_INT	0000 0 0	MCLK_INT frequency set to 24.576 MHz
		MCLK_SRC_SEL	00	MCLK source set to direct MCLK mode
9	Wait at least 150 μs.	MCLK_SRC_SEL	00	MCLK source set to direct MCLK mode
9	Wait at least 150 µs. Power up ASP	Power Down Control. 0x20000	00 data(0x20000 AND (0xBF)	0)
	· · · · · · · · · · · · · · · · · · ·	Power Down Control. 0x20000 PDN_XSP PDN_ASP PDN_DSDIF	data(0x20000	0)
	· · · · · · · · · · · · · · · · · · ·	Power Down Control. 0x20000 PDN_XSP PDN_ASP	data(0x20000 AND (0xBF)	0)

5.13.11 Headphone Detection

Ex. 5-17 shows steps necessary to detect the presence of a headphone. It makes the following assumptions:

- The CS43131 is already powered up and out of reset.
- · The HP Detect register is not configured.

Example 5-17. Sequence for Headphone Detection

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Read Interrupt Status 1 register (0xF000			
2	Read HP Status register (0xD0001) to o	lear any sticky bits.		
3	Enable HPDETECT interrupts	Interrupt Mask 1. 0xF0010	data (0xF0010) AND 0x9F	
		DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_REROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	x 0 0 x x x x	Enable HPDETECT interrupts
4	Configure HP Detect parameters	HP Detect. 0xD0000	0x04	
		HPDETECT_CTRL HPDETECT_INV HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME Reserved	00 0 0 0 10 0	Rising edge debounce time set to 0 ms Falling edge debounce time set to 500 ms



Example 5-17.	Sequence	for Headphone	Detection (Cont.)

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
5	Enable HP Detect	HP Detect. 0xD0000	data (0xD0000) OR (0xC0)	
		HPDETECT_CTRL HPDETECT_INV	11 x	Enable headphone detection
		HPDETECT_RISE_DBC_TIME	ХX	
		HPDETECT_FALL_DBC_TIME	XX	
		Reserved	0	
6	Wait for interrupt. Check if HPDETECT_	PLUG_INT or HPDETECT_UNPLUG_II	NT is set in the I	nterrupt Status 1 register (0xF0000).

5.13.12 DoP and PCM Mixing

Ex. 5-18 shows steps necessary to mix DoP and PCM. The XSP is in clock master receiving DoP data with LRCLK at 176.4 kHz and SCLK at 8.4672 MHz. The ASP is clock master receiving PCM data with LRCLK at 44.1 kHz and SCLK at 2.8224 MHz.

Example 5-18. DoP and PCM Mixing

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Apply all relevant power sup	plies, then assert RESET.		
2	Wait for 1.5 ms	, ,		
3	Configure XTAL Driver			
4	Configure XTAL bias current	Crystal Setting. 0x20052	0x04	
	strength (assuming River Crystal at 22.5792 MHz)	Reserved	00000	
		XTAL_IBIAS	100	Bias current set to 12.5 μA
5	Enable XTAL interrupts	Interrupt Mask 1. 0xF0010	0xE7	
		DAC_OVFL_INT_MASK	1	
		HPDĒTECT PLŪG INT MASK HPDETECT UNPLŪG INT MASK	1 1	
		XTAL READY INT MASK	Ó	Enable XTAL READY interrupt
		XTAL_ERROR_INT_MASK	0	Enable XTAL_ERROR interrupt
		PLL_READY_INT_MASK	1	
		PLL_ERROR_INT_MASK PDN_DONE_INT_MASK	1 1	
6	Start XTAL	Power Down Control. 0x20000	0xF6	
		PDN XSP	1	
		PDN_XSP	1	
		PDN_DSDIF PDN_HP	1 1	
		PDN_HP PDN_XTAL	0	Power up XTAL driver
		PDN_PLL	ĭ	Towar ap XIII anvoi
		PDN_CLKOUT	1	
	BI 1 1 B B II A	Reserved	0	
7 8	Playback DoP audio. Assum Configure XSP interface for	-		
9	0	•	0,,05	
9	Set sample bit size.	Serial Port Sample Bit Size. 0x1000C	0x05 0000	
		Reserved XSP SPSIZE	01	XSP sample bit size is set to 24 bits
		ASP_SPSIZE	01	ASP sample bit size is set to 24 bits
10	Set XSP Numerator	XSP Numerator 1. 0x40020	0x03	·
		XSP_N_LSB	0x03	LSB of XSP sample rate fractional divide numerator
		XSP Numerator 2. 0x40021	0x00	
		ASE Numerator 2. 0x40021	UXUU	
		XSP_N_MSB	0x00	MSB of XSP sample rate fractional divide numerator
11	Set XSP Denominator			MSB of XSP sample rate fractional divide numerator
11	Set XSP Denominator	XSP_N_MSB	0x00	MSB of XSP sample rate fractional divide numerator LSB of XSP sample rate fractional divide denominator
11	Set XSP Denominator	XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB XSP Denominator 2. 0x40023	0x00 0x08	
11	Set XSP Denominator	XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB	0x00 0x08 0x08	
	Set XSP Denominator Set XSP LRCK high Time	XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB XSP Denominator 2. 0x40023	0x00 0x08 0x08 0x00	LSB of XSP sample rate fractional divide denominator
		XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB XSP Denominator 2. 0x40023 XSP_M_MSB XSP_LRCK High Time 1. 0x40024 XSP_LCHI_LSB	0x00 0x08 0x08 0x00 0x00	LSB of XSP sample rate fractional divide denominator
		XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB XSP Denominator 2. 0x40023 XSP_M_MSB XSP LRCK High Time 1. 0x40024 XSP_LCHI_LSB XSP LRCK High Time 2. 0x40025	0x00 0x08 0x08 0x00 0x00 0x17	LSB of XSP sample rate fractional divide denominator MSB of XSP sample rate fractional divide denominator
	Set XSP LRCK high Time	XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB XSP Denominator 2. 0x40023 XSP_M_MSB XSP LRCK High Time 1. 0x40024 XSP_LCHI_LSB XSP LRCK High Time 2. 0x40025 XSP_LCHI_MSB	0x00 0x08 0x08 0x00 0x00 0x17 0x17	LSB of XSP sample rate fractional divide denominator MSB of XSP sample rate fractional divide denominator
		XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB XSP Denominator 2. 0x40023 XSP_M_MSB XSP LRCK High Time 1. 0x40024 XSP_LCHI_LSB XSP LRCK High Time 2. 0x40025	0x00 0x08 0x08 0x00 0x00 0x17 0x17 0x00	LSB of XSP sample rate fractional divide denominator MSB of XSP sample rate fractional divide denominator LSB of XSP LRCK high time duration
12	Set XSP LRCK high Time	XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB XSP Denominator 2. 0x40023 XSP_M_MSB XSP LRCK High Time 1. 0x40024 XSP_LCHI_LSB XSP LRCK High Time 2. 0x40025 XSP_LCHI_MSB	0x00 0x08 0x08 0x00 0x00 0x17 0x17 0x00 0x00	LSB of XSP sample rate fractional divide denominator MSB of XSP sample rate fractional divide denominator LSB of XSP LRCK high time duration
12	Set XSP LRCK high Time	XSP_N_MSB XSP Denominator 1. 0x40022 XSP_M_LSB XSP Denominator 2. 0x40023 XSP_M_MSB XSP LRCK High Time 1. 0x40024 XSP_LCHI_LSB XSP LRCK High Time 2. 0x40025 XSP_LCHI_MSB XSP LRCK Period 1. 0x40026	0x00 0x08 0x08 0x00 0x00 0x17 0x17 0x00 0x00 0x2F	LSB of XSP sample rate fractional divide denominator MSB of XSP sample rate fractional divide denominator LSB of XSP LRCK high time duration MSB of XSP LRCK high time duration



Example	5-18	DoP and	1 PCM	Mixina	(Cont)

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
14	Configure XSP Clock	XSP Clock Configuration. 0x40028	0x1C	DESCRIPTION
	3	Reserved	000	
		XSP_M/SB	1	Set XSP port to be Master
		XSP_SCPOL_OUT XSP_SCPOL_IN	1 1	Set output SCLK polarity Input SCLK polarity is don't care
		XSP_LCPOL_OUT	Ö	Set Output LRCLK polarity
		XSP_LCPOL_IN	0	Input LRCLK polarity is don't care
15	Configure XSP Frame	XSP Frame Configuration. 0x40029	0x0A	
		Reserved	000	0 5 200 11 1100 1
		XSP_STP XSP 5050	0 1	Configure XSP port to accept I2S input
		XSP_FSD	010	
16	Set XSP Channel Location	XSP Channel 1 Location. 0x60000	0x00	
		XSP_RX_CH1	0x00	XSP Channel 1 starts on SCLK0
		XSP Channel 2 Location. 0x60001	0x00	
		XSP_RX_CH2	0x00	XSP Channel 2 starts on SCLK0
17	Set XSP Channel Size and	XSP Channel 1 Size and Enable.	0x06	
	Enable	0x6000A		
		Reserved XSP RX CH1 AP	0000	XSP Channel 1 Active Phase
		XSP_RX_CH1_AP XSP_RX_CH1_EN	0 1	XSP Channel 1 Enable
		XSP_RX_CH1_RES	10	XSP Channel 1 Size is 24 bits
		XSP Channel 2 Size and Enable.	0x0E	
		0x6000B		
		Reserved XSP RX CH2 AP	0000 1	XSP Channel 2 Active Phase
		XSP RX CH2 EN	i	XSP Channel 2 Enable
		XSP_RX_CH2_RES	10	XSP Channel 2 Size is 24 bits
18	Configure DSD Processor			
19	Configure DSD Volume	DSD Volume A. 0x70001	0x00	
		DSD_VOLUME_A	0x00	Channel A volume set to 0 dB
20	Configure DSD path Signal Control 1	DSD Processor Path Signal Control 1. 0x70002	0xCC	
		DSD_RAMP_UP	1	DCD Values B a sugla DCD values A
		DSD_VOL_BEQA DSD_SZC	1 0	DSD Volume B equals DSD volume A Immediate change
		Reserved	0	· ·
		DSD_AMUTE DSD_AMUTE_BEQA	1 1	Mute occurs after 256 repeated 8-bit DSD mute patterns Mute happens only when mute pattern is detected in both
		DOD_AWOTE_BEQA		channels
		DSD_MUTE_A	0	Function is disabled
-04	October DOD Interfere	DSD_MUTE_B	0	Function is disabled
21	Configure DSD Interface	DSD Interface Configuration. 0x70003	0x00	
		Reserved DSD M/SB	0000 0	DSD M/SB is don't care
		DSD_M/SB DSD_PM_EN	0	Function is disabled
		DSD_PM_SEL	0	Function is disabled
22	Configure DSD path Signal Control 2	DSD Processor Path Signal Control 2. 0x70004	0x70	
		Reserved	0	0.1
		DSD_PRC_SRC DSD_EN	11 1	Set source of DSD processor to XSP Enable DSD playback
		Reserved	Ó	Enable Bob playback
		DSD_SPEED	0	Set DSD clock speed to 64°FS
		STA_DSD_DET INV_DSD_DET	0 0	Static DSD detection disabled Invalid DSD detection disabled
23	Configure DSD path Signal Control 3	DSD Processor Path Signal Control 3. 0x70006	0xC0	
	Control o	DSD_ZERODB	1	DSD stream volume setting
		DSD_HPF_EN	1	Enable DSD HPF
		Reserved _	0	Constitute in dischard
		SIGCTL_DSDEQPCM DSD_INV_A	0 0	Function is disabled Function is disabled
		DSD_INV_B	0	Function is disabled
		DSD_SWAP_CHAN	0 0	Function is disabled
24	Configure HP Output for 1.7	DSD_COPY_CHAN	U	Function is disabled
	Configure in Output for 1.7	OE VIIIIS		



STEP		REGISTER/BIT FIELDS	VALUE	DESCRIPTION
25	Configure Class H Amplifier		0x1E	
		Reserved ADPT PWR	000 111	Output Signal determines voltage level
		HV EN	1	High Voltage Mode enabled
		EXT_VCPFILT	0	Using Internal VCPFILT source.
26	Set HP output to full scale	HP Output Control 1. 0x80000	0x30	
		HP_CLAMPA	0	
		HP_CLAMPB OUT FS	0 11	Set HP output to Full Scale (1.732 Vrms)
		HP_IN_EN	0	contract an escale (moz time)
		HP_IN_LP Reserved	0 0	
		+1dB_EN	Ö	
27	Headphone Detect	HP Detect. 0xD0000	0xC4	
		HPDETECT_CTRL	11	HP detect enabled
		HPDETECT_INV HPDETECT_RISE_DBC_TIME	0 00	HP detect input is not inverted Tip Sense rising debounce time set to 0 ms
		HPDETECT_FALL_DBC_TIME	10	Tip sense falling debounce time set to 500 ms
		Reserved	0	
28	Enable Interrupts			
29				01) and Interrupt Status 5 register (0xF0004) to clear sticky bit
30	Enable Headphone Detect Interrupts	Interrupt Mask 1. 0xF0010 DAC_OVFL_INT_MASK	0x99 1	DAC OVFL INT is don't care
		HPDETECT PLUG INT MASK	0	Unmask HPDETECT_PLUG interrupt
		HPDETECT_UNPLUG_INT_MASK	0	Unmask HPDETECT_UNPLUG interrupt
		XTAL_READY_INT_MĀSK XTAL_ERROR_INT_MASK	1 1	XTAL_READY_INT is don't care XTAL_ERROR_INT is don't care
		PLL_READY_INT_MASK	Ó	PLL_READY Interrupt is already unmasked
		PLL_ERROR_INT_MASK	0	PLL_ERROR Interrupt is already unmasked
31	Enable VCD Interrupte	PDN_DONE_INT_MASK	0x07	PDN_DONE_INT is don't care
31	Enable XSP Interrupts	Interrupt Mask 2. 0xF0011 XSP_OVFL_INT_MASK	0.07	Enable XSP_OVFL interrupt
		XSP ERROR INT MASK	Ö	Enable XSP ERROR interrupt
		XSP_LATE_INT_MASK	0	Enable XSP_LATE interrupt
		XSP_EARLY_INT_MASK XSP_NOLRCK_INT_MASK	0 0	Enable XSP_EARLY interrupt Enable XSP_NOLRCK interrupt
		Reserved	111	Zhasio Xor _ivo zi Korkinion apt
32	Enable DSD and DoP	Interrupt Mask 5. 0xF0014	0x01	
	Interrupts	DSD_STUCK_INT_MASK	0	Enable DSD_STUCK interrupt
		DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK	0 0	Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt
		DSD SILENCE A INT MASK	0	Enable DSD SILENCE A interrupt
		DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK	0 0	Enable DSD_SILENCE_B interrupt Enable DSD_RATE_ERROR interrupt
		DOP_MRK_DET_INT_MASK	0	Enable DOP MRK DET interrupt
		DOP_ON_INT_MASK	1	Disable DOP_ON interrupt
33	Set MCLK Source and	System Clocking Control. 0x10006	0x04	
	Frequency	Reserved MCLK INT	0000 0 1	MCLK Frequency is set to 22.5792 MHz
		MCLK_INT MCLK_SRC_SEL	00	MCLK Frequency is set to 22.5792 MHZ MCLK Source is set to XTAL
34	Wait for at least 150 µs			
35	Enable XSP Clocks	Pad Interface Configuration. 0x1000D	0x01	
		Reserved	0000 00	
		XSP_3ST ASP_3ST	0 1	ASP Interface status is don't care (set to default) Enable XSP serial clocks in master mode
36	Enable XSP and CLKOUT	Power Down Control. 0x20000	0x74	Enable Act Schar Glocks III Master Mode
55	abio //or und OLIVOOT	PDN XSP	0	Enable XSP Data pins and CLKOUT
		PDN ^T ASP	1	
		PDN_DSDIF PDN_HP	1 1	
		PDN_XTAL	Ó	XTAL is already enabled
		PDN_PLL	1	,
		PDN_CLKOUT Reserved	0 0	
37	Apply the DSD Power-up Se			use HH = 7F for DoP over XSP interface.
38	Enable ASP	Table 11 Cop 1 C		The state of the s
39	Set ASP sample rate	Serial Port Sample Rate. 0x1000B	0x01	
-	- p	Reserved	0000	
		ASP_SPRATE	0001	Set sample rate to 44.1 kHz



ASP_M_LSB	E	cample 5-18. DoP and PC	WI WIXING (Cont.)		
Reserved	ГΕР	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
Set ASP Numerator	10	Set ASP sample bit size	Serial Port Sample Bit Size. 0x1000C	0x04	
ASP_SPSIZE					
ASP Numerator			XSP_SPSIZE		ASD sample hit size set to 32 hits
ASP_N_LISB	11	Cot ACD Numerator			AGF Sample bit size set to 32 bits
ASP Numerator 2, 0x40011	41	Set ASP Numerator			LCD of ACD comple rate fractional divide numerator
ASP_N_MSB					LSB of ASP sample rate fractional divide numerator
ASP Denominator					MCD of ACD comple note fractional divide representation
ASP_M_SE	40	0.14000			MSB of ASP sample rate fractional divide numerator
ASP Denominator 2, 0x40013	42	Set ASP Denominator			100 (400
ASP_M.MSB					LSB of ASP sample rate fractional divide denominator
ASP LRCK high Time ASP LRCK High Time ASP LRCK High Time DAVID					
ASP_LCHI_LISB					MSB of ASP sample rate fractional divide denominator
ASP_LRCK High Time 2. 0x40015	43	Set ASP LRCK high Time			
ASP_LCHI_MSB			_ = =	0x1F	LSB of ASP LRCK high time duration
ASP LRCK period 1, 0x40016					
ASP_LCPR_LSB			ASP_LCHI_MSB	0x00	MSB of ASP LRCK high time duration
ASP LRCK Period 2. 0x40017	44	Set ASP LRCK period		0x3F	
ASP_LCPR_MSB			ASP_LCPR_LSB	0x3F	LSB of ASP LRCK period
ASP Clock Configure ASP Clock ASP Clock Configuration. 0x40018 0x1C			ASP LRCK Period 2. 0x40017	0x00	
Reserved			ASP_LCPR_MSB	0x00	MSB of ASP LRCK period
ASP_MSB	45	Configure ASP Clock	ASP Clock Configuration. 0x40018	0x1C	
ASP_SCPOL_OUT		-	Reserved	000	
ASP_SCPOL_IN			ASP_M/SB	1	Set ASP port to be Master
ASP_LCPOL_OUT 0 Set Output LRCLK polarity					
ASP_CPOL_IN 0 Input LRCLK polarity is don't care					
Reserved					
ASP_STP	46	Configure ASP Frame	ASP Frame Configuration. 0x40019	0x0A	
ASP 5050				000	Configure ASP port to accept I2S input
ASP_FSD 010					
ASP Channel Location					
ASP_RX_CH1	47	Set ASP Channel Location			
ASP Channel 2 Location. 0x50001	••	Cot / tor Chamber 200ation			ASP Channel 1 starts on SCLK0
ASP_RX_CH2					7.01 Chamber Carlo Cir Collino
48					ASP Channel 2 starts on SCI KO
Reserved	18	Set ASP Channel Size and			Act Charmer 2 starts on Collice
ASP_RX_CH1_AP	70			0.07	
ASP_RX_CH1_EN			Reserved	0000	
ASP_RX_CH1_RES					
ASP Channel 2 Size and Enable. 0x0F 0x5000B			ASP_RX_CH1_EN		
Note					ASF CHAINEN I SIZE IS 32 DIES
ASP_RX_CH2_AP				UXUI	
ASP_RX_CH2_AP			Reserved	0000	
ASP_RX_CH2_RES			ASP_RX_CH2_AP		
Setup PCM					
Filter PCM Filter PCM Filter Option. 0x90000 0x02 FILTER SLOW FASTB PHCOMP_LOWLATB NOS	40	Sotup DCM	AUF_NA_UHZ_NEU	11	AOI OHAHHEI 2 OKE 18 32 DIB
FILTER_SLOW_FASTB			DCM Filter Option 0v00000	0400	
PHCOMP_LOWLATB	υU	Configure PCIVI FIITER			
NOS			FILTER_SLOW_FASTB PHCOMP_LOWI_ATR		
Reserved 0 0 0 0 0 0 0 0 0 0			NOS		
HIGH_PASS 1			Reserved	0 0	
DEEMP_ON 0 51 Set Volume for Channel B PCM Volume B. 0x90001 0x0C PCM_VOLUME_B 0x0C Set volume to -6 dB 52 Set Volume for Channel A PCM Volume A. 0x90002 0x0C					High Pass Filter is selected
51 Set Volume for Channel B PCM Volume B. 0x90001 0x0C PCM_VOLUME_B 0x0C Set volume to -6 dB 52 Set Volume for Channel A PCM Volume A. 0x90002 0x0C					riigiri ass riileris selecteu
PCM_VOLUME_B 0x0C Set volume to -6 dB 52 Set Volume for Channel A PCM Volume A. 0x90002 0x0C	51	Set Volume for Channel B			
52 Set Volume for Channel A PCM Volume A. 0x90002 0x0C					Set volume to –6 dB
	52	Set Volume for Channel A			
1 CM_VCLOME_7(OXOO OCT VOIGHTO to =0 ab	J_	55. Folding for Originiol A			Set volume to –6 dB
			I OWI_VOLOWIL_A	UNUC	OCT VOIGITIE TO TO UD



Ex	cample 5-18. DoP and PC	M Mixing (Cont.)		
STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
53	Configure PCM Path Signal	PCM Path Signal Control 1. 0x90003	0xEC	
	Control	PCM_RAMP_DOWN PCM_VOL_BEQA PCM_SZC PCM_AMUTE PCM_AMUTEBEQA PCM_MUTE_A PCM_MUTE_B	1 1 10 1 1 0 0	Soft ramp down of volume on filter change Volume setting on both channels controlled by PCM_VOLUME_/ Enable soft ramp Mute after reception of 8192 samples of 0 or -1. Mute only when AMUTE condition is detected on both channels Function is disabled Function is disabled
		PCM Path Signal Control 2. 0x90004	0x00	
		Reserved PCM_INV_A PCM_INV_B PCM_SWAP_CHAN PCM_COPY_CHAN	0000 0 0 0 0	Disable all functions in this register
54	Read interrupt status 2 register	Interrupt Status 2. 0xF0001		Clear sticky bits
55	Enable ASP Interrupts	Interrupt Mask 2. 0xF0011	0x07	
		ASP_OVFL_INT_MASK ASP_ERROR_INT_MASK ASP_LATE_INT_MASK ASP_EARLY_INT_MASK ASP_NOLRCK_INT_MASK Reserved	0 0 0 0 0 111	Enable ASP_OVFL interrupt Enable ASP_ERROR interrupt Enable ASP_LATE interrupt Enable ASP_EARLY interrupt Enable ASP_NOLRCK interrupt
56	Enable ASP Clocks	Pad Interface Configuration. 0x1000D	0x00	
		Reserved XSP_3ST ASP_3ST	0000 00 0 0	Enable ASP serial clocks
57	Enable ASP	Power Down Control. 0x20000	0x24	
		PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT Reserved	0 0 1 0 0 1 0	Enable ASP
58	Enable PCM/DoP mix			
59	Configure DSD Volume	DSD Volume A. 0x70001	0x0C	
		DSD_VOLUME_A	0x0C	Channel A volume set to 0 dB
60	Prepare for PCM/DoP Mix operation	DSD and PCM Mixing Control. 0x70005	0x02	
		Reserved MIX_PCM_PREP MIX_PCM_DSD	0000 00 1 0	Enable PCM playback path for DoP Mixing
61	Wait for 6 ms			
62	Enable PCM/DoP mix	DSD and PCM Mixing Control. 0x70005	0x03	
		Reserved MIX_PCM_PREP MIX_PCM_DSD	0000 00 1 1	Enable PCM/DoP Mixing

5.14 Headphone Load Measurement

The CS43131 can be configured to measure the impedance of headphone load. Please refer to Section 4.5.2 for a description of headphone load detection. The following subsections describe the steps needed to measure DC impedance or both AC/DC impedance of the headphone.



5.14.1 Measuring Only DC Impedance

Fig. 5-1 shows and Ex. 5-19 describes the steps necessary for measuring DC impedance with the following assumptions:

- · The CS43131 is already powered up and out of reset.
- MCLK_INT is 22.5792 or 24.576 MHz sourced from MCLK/XTAL or PLL (MCLK_SRC_SEL = 00 or 01).
- HP IN EN = 0 and HPLOAD EN = 0.
- A headphone is already plugged in and HPDETECT PLUG INT = 1.




Figure 5-1. DC Impedance Measurement Flowchart



Ex. 5-19 demonstrates measuring DC impedance for both channels of the CS43131.

Example 5-19. Sequence for DC Impedance Measurement

Interrupt Mask 4 o J-E0013	EP TASK 1. Poad Interrupt Status 4 register (0xE0	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
HPLOAD NPLOS INT MASK			0,00	
HPLOAD_UNFT LIG INT MASK	Enable HP Load Interrupts			Enable LIDLOAD, NO. DC interrupt
HPLOAD CORK INT MASK		HPLOAD_NO_DC_INT_MASK		Enable HPLOAD_NO_DC Interrupt Enable HPLOAD_UNPLUG interrupt
HPLOAD AC DOR, INT MASK 0		HPLOAD HPON INT MASK		Enable HPLOAD HPON interrupt
HPLOAD_OC_DONE_INT_MASK 0 Enable HPLOAD_OC_Filterrupt		HPLOAD_OOR_ĪNT_MASK	0	Enable HPLOAD OOR interrupt
HPLOAD_ON_INT_MASK		HPLOAD AC DONE INT MASK		Enable HPLOAD AC DONE interrupt
File A		HPLOAD DC DONE INT MASK		Enable HPLOAD_DC_DONE interrupt
PLOAD_TO.KE0000		HPLOAD_OFF_INT_WASK		Enable HPLOAD_OFF Interrupt
HPLOAD_EN	Select Channel A			Enable III EOAD_ON IIIterrupt
Reserved	ociect onamer A			
Reserved		Reserved -		
HPLOAD_CC_START				HPOUTA selected
Finable impedance subsystem				
Enable impedance subsystem				
Reserved	Enable impedance subsystem		0x80	
Reserved		HPLOAD EN	1	Enable impedance subsystem
Reserved		Reserved		
HPLOAD_AC_START 0				
Mait for interrupt. Check if HPLOAD_ON_INT = 1 in Interrupt Status 4 register (0xF0003) Start DC impedance measurement HP Load 1. 0xE0000				
Start DC impedance measurement				
HPLOAD_EN	Wait for interrupt. Check if HPLOAD_0	ON_INT = 1 in Interrupt Status 4 register (0	xF0003)	
Reserved	Start DC impedance measurement	HP Load 1. 0xE0000	0x81	
HPLOAD_AC_START 0				
Reserved		Reserved		
HPLOAD_AC_START				
HPLOAD_DC_START				
HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step. DC impedance values are available in HP DC Load Status 0 (0xE000D) and HP DC Load Status 1 (0xE000E) registers. Turn off impedance measurement subsystem			1	Start DC impedance measurement
Turn off impedance measurement subsystem HP Load 1.0xE0000 0x00 0x00	HPLOAD_OOR_INT = 1, go to the las	t step as an error has occurred. Otherwise,	if HPLOAD_D	C_DONE_INT = 1, go to the next step.
Reserved	·			, , ,
Reserved	subsystem	HPLOAD EN	0	Disable impedance measurement
Reserved			00	,
HPLOAD_DC_START 0 Stop DC impedance measurement				
HPLOAD_DC_START 0				
Wait for interrupt. Read Interrupt Status 4 register (0xF0003). Check for HPLOAD_OFF_INT = 1. Select Channel B				Stop DC impedance measurement
Select Channel B) Wait for interrupt. Read Interrupt Statu			•
Reserved				
HPLOAD_CHN_SEL		HPLOAD_EN	0	
Reserved				
HPLOAD_AC_START 0 HPLOAD_DC_START 0 HPLOAD_DC_START 0 PLOAD 1 0x50000 0x90 HPLOAD_EN 1 Enable impedance subsystem Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_DC_START 0 HPLOAD_DC_START 0 HPLOAD_DC_START 0 HPLOAD_DC_START 0 HPLOAD_DC_START 0 HPLOAD_DC_START 0 HPLOAD_EN 1 Reserved 00 HPLOAD_EN 1 Reserved 00 HPLOAD_EN 1 Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected HPLOAD_CHN_SEL 1 HPOUTB selected HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_CTART 0 HPLOAD_CTART 0 HPLOAD_CTART 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.				HPOUTB selected
HPLOAD_DC_START 0 Enable impedance subsystem HPLOAD_DC_START 0 HPLOAD 1. 0xE0000 0x90 HPLOAD_EN 1 Enable impedance subsystem Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_DC_START 0 HPLOAD_DC_START 0 HPLOAD_DC_START 0 HPLOAD_DC_START 0 HPLOAD_DC_START 0 Wait for interrupt. Check if HPLOAD_ON_INT = 1 in Interrupt Status 4 register (0xF0003) HPLOAD_EN 1 Reserved 00 HPLOAD_EN 1 Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_CSTART 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. HPLOAD_DC_DONE_INT = 1, go to the next step.				
HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START Wait for interrupt. Check if HPLOAD_ON_INT = 1 in Interrupt Status 4 register (0xF0003) HPLOAD_EN Reserved HPLOAD_EN HPLOAD_EN Reserved HPLOAD_EN Reserved HPLOAD_CHN_SEL 1 HPOUTB selected HPLOAD_CHN_SEL 1 HPOUTB selected HPLOAD_CHN_SEL 1 HPOUTB selected Reserved HPLOAD_CHN_SEL 1 HPOUTB selected HPLOAD_CHN_SEL 1 HPOUTB selected Reserved HPLOAD_CTART 0 HPLOAD_CTART 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.				
Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_AC_START 0 HPLOAD_DC_START 0 Wait for interrupt. Check if HPLOAD_ON_INT = 1 in Interrupt Status 4 register (0xF0003) HPLOAD_EN 1 Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_AC_START 0 HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred HPLOAD_OOR_INT = 1, go to the next step.	2 Enable impedance subsystem	HP Load 1. 0xE0000	0x90	
HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 000 HPLOAD_AC_START 0 HPLOAD_DC_START 0 Wait for interrupt. Check if HPLOAD_ON_INT = 1 in Interrupt Status 4 register (0xF0003) HPLOAD_EN 1 Reserved 000 HPLOAD_CHN_SEL 1 HPOUTB selected HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 000 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 000 HPLOAD_CTART 0 HPLOAD_CTART 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. HPLOAD_OOR_INT = 1, go to the next step.	-		1	Enable impedance subsystem
Reserved 00 HPLOAD_AC_START 0 HPLOAD_DC_START 0 3 Wait for interrupt. Check if HPLOAD_ON_INT = 1 in Interrupt Status 4 register (0xF0003) 4 Start DC impedance measurement HP Load 1. 0xE0000 0x91 HPLOAD_EN 1 Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement 5 Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred the last step.				LIBOUTD
HPLOAD_AC_START 0 HPLOAD_DC_START 0 Wait for interrupt. Check if HPLOAD_ON_INT = 1 in Interrupt Status 4 register (0xF0003) HPLOAD_EN 1 Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_AC_START 0 HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.				HPOUTB selected
HPLOAD_DC_START 0 Wait for interrupt. Check if HPLOAD_ON_INT = 1 in Interrupt Status 4 register (0xF0003) HPLOAD_EN 1 Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.				
Start DC impedance measurement HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START THUOAD_DC_START Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.				
HPLOAD_EN Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.	• –	DN_INT = 1 in Interrupt Status 4 register (0	xF0003)	
Reserved 00 HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.	Start DC impedance measurement	HP Load 1. 0xE0000	0x91	
HPLOAD_CHN_SEL 1 HPOUTB selected Reserved 00 HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.				
Reserved 00 HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.		Reserved		LIDOLITE coloated
HPLOAD_AC_START 0 HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.				THOU I B Selected
HPLOAD_DC_START 1 Start DC impedance measurement Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.				
HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.			ĭ	Start DC impedance measurement
HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step.	5 Wait for interrupt Read Interrupt Statu	s 4 register (0xF0003), If HPLOAD UNPLU	JG INT = 1, g	o to the last step as an error has occurred. If
DC impedance values are available in HP DC Load Status 0 (0xE000D) and HP DC Load Status 1 (0xE000E) registers.	y wait for interrupt. Read interrupt ofate			



Example 5-19. Sequence for DC Impedance Measurement (Cont.)

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION				
	Turn off impedance measurement	HP Load 1. 0xE0000	0x00					
S	subsystem	HPLOAD_EN	0	Disable impedance measurement subsystem				
		Reserved	00					
		HPLOAD CHN SEL	0					
		Reserved	00					
		HPLOAD AC START	0					
		HPLOAD_DC_START	0					
18 V	18 Wait for interrupt. Check if HPLOAD_OFF_INT = 1 in Interrupt Status 4 register (0xF0003).							
19 E	Disable HP Load Interrupts	Interrupt Mask 4. 0xF0013	0xFF					



5.14.2 Measuring AC and DC Impedance

Fig. 5-2 shows and Ex. 5-20 describes the steps necessary to measure AC/DC impedance with the following assumptions:

- The CS43131 is already powered up and out of reset.
- MCLK_INT is 22.5792 or 24.576 MHz sourced from MCLK/XTAL or PLL (MCLK_SRC_SEL = 00 or 01).
- HP IN EN = 0 and HPLOAD EN = 0.
- A headphone is already plugged in and HPDETECT PLUG INT = 1.




Figure 5-2. AC and DC Impedance Measurement Flowchart



Ex. 5-20 demonstrates measuring both AC and DC impedance for both channels of the CS43131.

Example 5-20. AC and DC Impedance Measurement

STEP 1	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
	Read Interrupt Status 4 register (0xF00		₹ALUL	DESONI HON
2	Enable HP Load Interrupts	Interrupt Mask 4. 0xF0013	0x00	
		HPLOAD_NO_DC_INT_MASK	0	Enable HPLOAD_NO_DC interrupt
		HPLOAD_UNPLUG_INT_MASK	0	Enable HPLOAD UNPLUG interrupt
		HPLOAD_HPON_INT_MĀSK HPLOAD_OOR_INT_MASK	0 0	Enable HPLOAD_HPON interrupt
		HPLOAD_OOK_INT_MASK HPLOAD_AC_DONE_INT_MASK	0	Enable HPLOAD_OOR interrupt Enable HPLOAD_AC_DONE interrupt
		HPLOAD DC DONE INT MASK	ŏ	Enable HPI OAD DC DONE interrupt
		HPLOAD OFF INT MASK	0	Enable HPLOAD_OFF interrupt
		HPLOAD_ON_INT_MASK	0	Enable HPLOAD_ON interrupt
3	Select Channel A	HP Load 1. 0xE0000	0x00	
		HPLOAD_EN Reserved	0 00	
		HPLOAD_CHN_SEL	0	HPOUTA selected
		Reserved	00	
		HPLOAD_AC_START	0	
		HPLOAD_DC_START	0	
4	Enable impedance subsystem	HP Load 1. 0xE0000	0x80	
		HPLOAD_EN	1	Enable impedance subsystem
		Reserved HPLOAD_CHN_SEL	00 0	
		Reserved	00	
		HPLOAD_AC_START	0	
		HPLOAD_DC_START	0	
5		N_INT = 1 in Interrupt Status 4 register (0x	(F0003)	
6	Start DC impedance measurement	HP Load 1. 0xE0000	0x81	
		HPLOAD_EN	1	
		Reserved HPLOAD_CHN_SEL	00 0	
		Reserved	00	
		HPLOAD_AC_START	0	
		HPLOAD_DC_START	1	Start DC impedance measurement
7	Wait for interrupt. Read Interrupt Status	s 4 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise,	JG_INT = 1, go to	the last step as an error has occurred. If
8		HP DC Load Status 0 (0xE000D) and HP D		
9	Set HP load measurement frequency to	<u>`</u>	0xA8	(OXEGGE) TOGISTICS.
J	desired frequency. Assuming 1 kHz.	HPLOAD_MEAS_FREQ_LSB	0xA8	Set measurement frequency = 1 kHz
	, ,		UXAU	
			ባላበባ	Set measurement frequency = 1 km2
		HP Load Measurement 2. 0xE0004	0x00	
10	Start AC impedance magaziroment	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB	0x00	MSB of load measurement frequency
10	Start AC impedance measurement	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000	0x00 0x82	
10	Start AC impedance measurement	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN	0x00 0x82 1	
10	Start AC impedance measurement	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD CHN SEL	0x00 0x82	
10	Start AC impedance measurement	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved	0x00 0x82 1 00 0 0	MSB of load measurement frequency
10	Start AC impedance measurement	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START	0x00 0x82 1 00 0 0 00 1	
		HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START	0x00 0x82 1 00 0 0 00 1	MSB of load measurement frequency Start AC impedance measurement
10	Wait for interrupt. Read Interrupt Status	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START	0x00 0x82 1 00 0 00 1 0 JG_INT = 1, go to	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If
	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START S 4 register (0xF0003). If HPLOAD_UNPLU	0x00 0x82 1 00 0 00 1 0 JG_INT = 1, go to if HPLOAD_AC_	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step.
11	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START S 4 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise,	0x00 0x82 1 00 0 00 1 0 JG_INT = 1, go to if HPLOAD_AC_	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step.
11 12	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in I	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START HPLOAD_DC_START S 4 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP AC HP Load 1. 0xE0000	0x00 0x82 1 00 0 00 1 0 JG INT = 1, go to if HPLOAD_AC_ C Load Status 1	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step.
11 12 13	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in the Stop AC impedance measurement.	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START HPLOAD_DC_START S 4 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP AC HP Load 1. 0xE0000	0x00 0x82 1 00 0 00 1 0 JG INT = 1, go to if HPLOAD_AC_ C Load Status 1	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step.
11 12 13 14	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in the Stop AC impedance measurement. If another frequency point is desired, go Disable impedance measurement subsystem and select channel B	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START 64 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP A HP Load 1. 0xE0000 D back to step 9. Otherwise continue. HP Load 1. 0xE0000 4 register (0xF0003). Check for HPLOAD_0 to end the impedance measurement.	0x00 0x82 1 00 0 00 1 0 0 JG_INT = 1, go to if HPLOAD_AC_ C Load Status 1 0x80	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step. (0xE0011) registers.
11 12 13 14 15	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in I Stop AC impedance measurement. If another frequency point is desired, go Disable impedance measurement subsystem and select channel B Wait for interrupt. Read Interrupt Status	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START S 4 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP AC HP Load 1. 0xE0000 D back to step 9. Otherwise continue. HP Load 1. 0xE0000 4 register (0xF0003). Check for HPLOAD_UNPLOAD	0x00 0x82 1 00 0 00 1 0 0 JG_INT = 1, go to if HPLOAD_AC_ C Load Status 1 0x80	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step. (0xE0011) registers.
11 12 13 14 15	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in I Stop AC impedance measurement. If another frequency point is desired, go Disable impedance measurement subsystem and select channel B Wait for interrupt. Read Interrupt Status to the next step; otherwise go to step 3	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_DC_START HPLOAD_DC_START 6.4 register (0xF0003). If HPLOAD_UNPLL step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP A HP Load 1. 0xE0000 Deback to step 9. Otherwise continue. HP Load 1. 0xE0000 4 register (0xF0003). Check for HPLOAD_0 0 to end the impedance measurement. HP Load 1. 0xE0000 HPLOAD_EN	0x00 0x82 1 00 0 0 0 0 0 0 1 0 JG INT = 1, go to if HPLOAD_AC_ C Load Status 1 0x80 0x10 OFF_INT = 1. If 0 0x90 1	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step. (0xE0011) registers.
11 12 13 14 15	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in I Stop AC impedance measurement. If another frequency point is desired, go Disable impedance measurement subsystem and select channel B Wait for interrupt. Read Interrupt Status to the next step; otherwise go to step 3	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_DC_START HPLOAD_DC_START S 4 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP A HP Load 1. 0xE0000 D back to step 9. Otherwise continue. HP Load 1. 0xE0000 4 register (0xF0003). Check for HPLOAD_0 0 to end the impedance measurement. HP Load 1. 0xE0000 HPLOAD_EN Reserved	0x00 0x82 1 00 0 0 0 0 0 0 0 JG INT = 1, go to if HPLOAD_AC_ C Load Status 1 0x80 0x10 OFF_INT = 1. If 0 0x90 1 00	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step. (0xE0011) registers. Channel B measurement is desired, continuent impedance subsystem
11 12 13 14 15	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in I Stop AC impedance measurement. If another frequency point is desired, go Disable impedance measurement subsystem and select channel B Wait for interrupt. Read Interrupt Status to the next step; otherwise go to step 3	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_DC_START S 4 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP A HP Load 1. 0xE0000 D back to step 9. Otherwise continue. HP Load 1. 0xE0000 4 register (0xF0003). Check for HPLOAD_0 0 to end the impedance measurement. HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL	0x00 0x82 1 00 0 0 0 0 0 0 1 0 JG_INT = 1, go to if HPLOAD_AC_ C Load Status 1 0x80 0x10 OFF_INT = 1. If 0 0x90 1 00 1	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step. (0xE0011) registers.
11 12 13 14 15	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in I Stop AC impedance measurement. If another frequency point is desired, go Disable impedance measurement subsystem and select channel B Wait for interrupt. Read Interrupt Status to the next step; otherwise go to step 3	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_DC_START HPLOAD_DC_START 84 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP A HP Load 1. 0xE0000 D back to step 9. Otherwise continue. HP Load 1. 0xE0000 4 register (0xF0003). Check for HPLOAD_0 D to end the impedance measurement. HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved	0x00 0x82 1 00 0 0 0 0 0 1 0 IG INT = 1, go to if FIPLOAD_AC_C C Load Status 1 0x80 0x10 OFF_INT = 1. If 0 0x90 1 00 1 00	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step. (0xE0011) registers. Channel B measurement is desired, continuent to the conti
11 12 13 14 15	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last AC impedance values are available in I Stop AC impedance measurement. If another frequency point is desired, go Disable impedance measurement subsystem and select channel B Wait for interrupt. Read Interrupt Status to the next step; otherwise go to step 3	HP Load Measurement 2. 0xE0004 HPLOAD_MEAS_FREQ_MSB HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_DC_START S 4 register (0xF0003). If HPLOAD_UNPLU step as an error has occurred. Otherwise, HP AC Load Status 0 (0xE0010) and HP A HP Load 1. 0xE0000 D back to step 9. Otherwise continue. HP Load 1. 0xE0000 4 register (0xF0003). Check for HPLOAD_0 0 to end the impedance measurement. HP Load 1. 0xE0000 HPLOAD_EN Reserved HPLOAD_CHN_SEL	0x00 0x82 1 00 0 0 0 0 0 0 1 0 JG_INT = 1, go to if HPLOAD_AC_ C Load Status 1 0x80 0x10 OFF_INT = 1. If 0 0x90 1 00 1	MSB of load measurement frequency Start AC impedance measurement to the last step as an error has occurred. If DONE_INT = 1, go to the next step. (0xE0011) registers. Channel B measurement is desired, continu Enable impedance subsystem



Example 5-20. AC and DC Impedance Measurement (Cont.)

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
19	Start DC impedance measurement	HP Load 1. 0xE0000	0x91	
		HPLOAD EN	1	
		Reserved -	00	
		HPLOAD_CHN_SEL	1	HPOUTB selected
		Reserved	00	
		HPLOAD_AC_START	0	0
		HPLOAD_DC_START	1	Start DC impedance measurement
20	HPLOAD_OOR_INT = 1, go to the last s	step as an error has occurred. Otherwise	, if \overline{HPLOAD}	
21	DC impedance values are available in H	P DC Load Status 0 (0xE000D) and HP	DC Load Status 1	(0xE000E) registers.
22	Set HP load measurement frequency to	HP Load Measurement 1. 0xE0003	0xA8	
	desired frequency. Assuming 1 kHz.	HPLOAD_MEAS_FREQ_LSB	0xA8	Set measurement frequency = 1 kHz
		HP Load Measurement 2. 0xE0004	0x00	
		HPLOAD_MEAS_FREQ_MSB	0x00	MSB of load measurement frequency
23	Start AC impedance measurement	HP Load 1. 0xE0000	0x92	
		HPLOAD EN	1	
		Reserved	00	
		HPLOAD_CHN_SEL	1	HPOUTB selected
		Reserved	00	
		HPLOAD_AC_START	1	Start AC impedance measurement
		HPLOAD_DC_START	0	
24	Wait for interrupt. Read Interrupt Status HPLOAD_OOR_INT = 1, go to the last s	4 register (0xF0003). If HPLOAD_UNPL step as an error has occurred. Otherwise	UG_INT = 1, go to , if HPLOAD_AC_	the last step as an error has occurred. If DONE_INT = 1, go to the next step.
25	AC impedance values are available in H	P AC Load Status 0 (0xE0010) and HP A	AC Load Status 1	(0xE0011) registers.
26	Stop AC impedance measurement.	HP Load 1. 0xE0000	0x90	
27	If another frequency point is desired go	back to step 22. Otherwise continue.		
28	Disable impedance measurement subsystem and select channel B	HP Load 1. 0xE0000	0x00	
29	Wait for interrupt. Check if HPLOAD_OF	F_INT = 1 in Interrupt Status 4 register ((0xF0003).	
30	Disable HP Load Interrupts	Interrupt Mask 4. 0xF0013	0xFF	



6 Register Quick Reference

The registers for each CS43131 module are located at specific base addresses within the 24-bit register address space. The organization of this register space is summarized in Table 6-1.

Base Address Module Reference 0x01 0000 Global Registers Section 6.1 0x03 0000 PLL Registers Section 6.2 Section 6.3 0x04 0000 ASP and XSP Registers 0x06 0000 **DSD Registers** Section 6.4 0x08 0000 Headphone and PCM Registers Section 6.5 0x0F 0000 Interrupt Status and Mask Registers Section 6.6

Table 6-1. Register Base Addresses

Notes: Default values are shown below the bit field names. The default values in all reserved bits must be preserved.

6.1 Global Registers

Address	Function	7	6	5	4	3	2	1	0
0x01 0000	Device ID A and B		DE/	VIDA			DE/	VIDB	
p. 113	(Read Only)	0	1	0	0	0	0	1	1
0x01 0001	Device ID C and D		DEVIDC DEVIDD						
p. 113	(Read Only)	0	0	0	1	0	0	1	1
0x01 0002	Device ID E (Read		DE/	VIDE			-	_	
p. 113	Only)	0	0	0	1	0	0	0	0
0x01 0004	Revision ID (Read		ARI	EVID			MTLF	REVID	
p. 113	Only)	x	x	x	x	x	x	x	x
0x01 0005	Subrevision ID (Read				SUBI	REVID			
p. 113	Only)	0	x	x	x	x	x	x	x
0x01 0006	System Clocking			_			MCLK_INT	MCLK_S	RC_SEL
p. 114	Control	0	0	0	0	0	1	1	0
0x01 0007-	Reserved				-	_			
0x01 000A		0	0	0	0	0	0	0	0
0x01 000B	Serial Port Sample		_	_			ASP S	SPRATE	
p. 114	Rate	0	0	0	0	0	0	0	1
0x01 000C	Serial Port Sample Bit		_	_		XSP_S	SPSIZE	ASP_S	PSIZE
p. 114	Size	0	0	0	0	0	1	0	1
0x01 000D	Pad Interface			-	_			XSP_3ST	ASP_3ST
p. 114	Configuration	0	0	0	0	0	0	1	1
0x01 000E-	Reserved				-	_			
0x01 FFFF		0	0	0	0	0	0	0	0
0x02 0000	Power Down Control	PDN_XSP	PDN_ASP	PDN_DSDIF	PDN_HP	PDN_XTAL	PDN_PLL	PDN_CLKOUT	_
p. 115		1	1	1	1	1	1	1	0
0x02 0001-	Reserved			•	_	_			
0x02 0051		0	0	0	0	0	0	0	0
0x02 0052	Crystal Setting			_				XTAL_IBIAS	
p. 115	, ,	0	0	0	0	0	1	0	0
0x02 0053-	Reserved				-	_			
	1								

6.2 PLL Registers

Address	Function	7	6	5	4	3	2	1	0
0x03 0001	PLL Setting 1								PLL_START
p. 116		0	0	0	0	0	0	0	0
0x03 0002	PLL Setting 2	PLL_DIV_FRAC_0							
p. 116		0	0	0	0	0	0	0	0
0x03 0003	PLL Setting 3				PLL_DIV	_FRAC_1			
p. 116		0	0	0	0	0	0	0	0
0x03 0004	PLL Setting 4		PLL_DIV_FRAC_2						
p. 116		0	0	0	0	0	0	0	0



Address	Function	7	6	5	4	3	2	1	0
0x03 0005	PLL Setting 5			•	PLL_D	IV_INT	•		
p. 116		0	1	0	0	0	0	0	0
0x03 0006- 0x03 0007	Reserved				_	_			
0.000 0007		0	0	0	0	0	0	0	0
0x03 0008	PLL Setting 6				PLL_OI	UT_DIV			
p. 117		0	0	0	1	0	0	0	0
0x03 0009	Reserved	_							
		0	0	0	0	0	0	0	0
0x03 000A	PLL Setting 7				PLL_CAI	L_RATIO			
p. 117		1	0	0	0	0	0	0	0
0x03 000B-	Reserved				_	_			
0x03 001A		0	0	0	0	0	0	0	0
0x03 001B	PLL Setting 8		-	_		_	_	PLL_MODE	_
p. 117		0	0	0	0	0	0	1	1
0x03 001C-	Reserved				_	_	•		
0x04 0001		0	0	0	0	0	0	0	0

6.3 ASP and XSP Registers

Address	Function	7	6	5	4	3	2	1	0
0x04 0002	PLL Setting 9		1	_	_	1	1	PLL_REF	_PREDIV
p. 117		0	0	0	0	0	0	1	0
0x04 0003	Reserved				-	_		1	
		0	0	0	0	0	0	0	0
0x04 0004	CLKOUT Control		_			CLKOUT_DIV		CLKO	JT_SEL
p. 118		0	0	0	0	0	0	0	0
0x04 0005-	Reserved					_		1.	
0x04 000F		0	0	0	0	0	0	0	0
0x04 0010	ASP Numerator 1	<u> </u>		<u> </u>		N LSB			
p. 118	/ to: rtamorator r	0	0	0	0	0	0	0	1
0x04 0011	ASP Numerator 2					N MSB			•
p. 118		0	0	0	0	0	0	0	0
0x04 0012	ASP Denominator 1		-		ASP	M LSB	-	-	-
p. 118		0	0	0	0 -	_ 1	0	0	0
0x04 0013	ASP Denominator 2				ASP_I	M_MSB			
p. 119		0	0	0	0	0	0	0	0
0x04 0014	ASP LRCK High Time				ASP_L	CHI_LSB			
p. 119	1	0	0	0	1	1	1	1	1
0x04 0015	ASP LRCK High Time				ASP_LC	CHI_MSB			
p. 119	2	0	0	0	0	0	0	0	0
0x04 0016	ASP LRCK Period 1				ASP_LC	PR_LSB			
p. 119		0	0	1	1	1	1	1	1
0x04 0017	ASP LRCK Period 2				ASP_LC	PR_MSB			
p. 119		0	0	0	0	0	0	0	0
0x04 0018	ASP Clock Configuration		_		ASP_M/SB	ASP_SCPOL_ OUT	ASP_SCPOL_ IN	ASP_LCPOL_ OUT	ASP_LCPOL_ IN
p. 120	Comigaration	0	0	0	0	1	1	0	0
0x04 0019	ASP Frame				ASP_STP	ASP_5050		ASP_FSD	1
p. 120	Configuration	0	0	0	0	1	0	1	0
0x04 001A-	Reserved					_	-I		
0x04 001F		0	0	0	0	0	0	0	0
0x04 0020	XSP Numerator 1	<u> </u>		<u> </u>		N LSB			
p. 120		0	0	0	0	0	0	0	1
0x04 0021	XSP Numerator 2					N MSB			<u> </u>
p. 121		0	0	0	0	0	0	0	0
0x04 0022	XSP Denominator 1				XSP	M LSB			
p. 121		0	0	0	0	_ 0	0	1	0
0x04 0023	XSP Denominator 2				XSP_I	M_MSB			
p. 121		0	0	0	0	0	0	0	0
0x04 0024	XSP LRCK High Time				XSP_L	CHI_LSB			
p. 121	1	0	0	0	1	1	1	1	1
0x04 0025	XSP LRCK High Time				XSP_LC	CHI_MSB			
p. 121	2	0	0	0	0	0	0	0	0



Address	Function	7	6	5	4	3	2	1	0		
0x04 0026	XSP LRCK Period 1		-		XSP_LC	PR_LSB					
p. 122		0	0	1	1	1	1	1	1		
0x04 0027	XSP LRCK Period 2				XSP_LC	PR_MSB					
p. 122		0	0	0	0	0	0	0	0		
0x04 0028	XSP Clock Configuration		_		XSP_M/SB	XSP_SCPOL_ OUT	XSP_SCPOL_ IN	XSP_LCPOL_ OUT	XSP_LCPOL_ IN		
p. 122		0	0	0	0	1	1	0	0		
0x04 0029	XSP Frame		_		XSP_STP	XSP_5050		XSP_FSD			
p. 122	Configuration	0	0	0	0	1	0	1	0		
0x04 002A-	Reserved				-	_					
0x04 FFFF		0	0	0	0	0	0	0	0		
0x05 0000	ASP Channel 1		ASP_RX_CH1								
p. 123	Location	0	0	0	0	0	0	0	0		
0x05 0001	ASP Channel 2										
p. 123	Location	0	0	0	0	0	0	0	0		
0x05 0002-	Reserved				-	_					
0x05 0009		0	0	0	0	0	0	0	0		
0x05 000A	ASP Channel 1 Size and Enable		-			ASP_RX_ CH1_AP	ASP_RX_ CH1_EN	ASP_RX_	CH1_RES		
p. 123		0	0	0	0	0	1	1	0		
0x05 000B	ASP Channel 2 Size and Enable		-	_		ASP_RX_ CH2_AP	ASP_RX_ CH2_EN	ASP_RX_	CH2_RES		
p. 123		0	0	0	0	1	1	1	0		
0x05 000C-	Reserved				_	_					
0x05 FFFF		0	0	0	0	0	0	0	0		

6.4 DSD Registers

Address	Function	7	6	5	4	3	2	1	0
0x06 0000	XSP Channel 1	XSP_RX_CH1							
p. 124	Location	0	0	0	0	0	0	0	0
0x06 0001	XSP Channel 2	XSP_RX_CH2							
p. 124	Location	0	0	0	0	0	0	0	0
0x06 0002-	Reserved	-							
0x06 0009		0	0	0	0	0	0	0	0
0x06 000A	XSP Channel 1 Size and Enable		_	_		XSP_RX_ CH1_AP	XSP_RX_ CH1_EN	XSP_RX_	CH1_RES
p. 124		0	0	0	0	0	1	1	0
0x06 000B	XSP Channel 2 Size and Enable		_	-		XSP_RX_ CH2_AP	XSP_RX_ CH2_EN	XSP_RX_	CH2_RES
p. 124		0	0	0	0	1	1	1	0
0x06 000C-	Reserved	_							
0x06 FFFF		0	0	0	0	0	0	0	0
0x07 0000	DSD Volume B	DSD_VOLUME_B							
p. 124		0	1	1	1	1	0	0	0
0x07 0001	DSD Volume A	DSD_VOLUME_A							
p. 125		0	1	1	1	1	0	0	0
0x07 0002	DSD Processor Path Signal Control 1	DSD_RAMP_ UP	DSD_VOL_ BEQA	DSD_SZC	_	DSD_AMUTE	DSD_AMUTE_ BEQA	DSD_MUTE_A	DSD_MUTE_B
p. 125		1	0	1	0	1	0	0	0
0x07 0003	DSD Interface		_		_	_	DSD_M_SB	DSD_PM_EN	DSD_PM_SEL
p. 125	Configuration	0	0	0	0	0	0	0	0
0x07 0004	DSD Processor Path Signal Control 2	— DSD_PRC_SRC		DSD_EN	DSD_S	SPEED	STA_DSD_ DET	INV_DSD_ DET	
p. 126		0	0	0	0	0	0	1	0
0x07 0005	DSD and PCM Mixing Control			-	_			MIX_PCM_ PREP	MIX_PCM_ DSD
p. 126		0	0	0	0	0	0	0	0
0x07 0006	DSD Processor Path Signal Control 3	DSD_ZERODB	DSD_HPF_EN		SIGCTL_ DSDEQPCM	DSD_INV_A	DSD_INV_B	DSD_SWAP_ CHAN	DSD_COPY_ CHAN
p. 126		0	1	0	0	0	0	0	0
0x07 0007- 0x07 FFFF	Reserved	0	0	0	0	- 0	0	0	0



6.5 Headphone and PCM Registers

Address	Function	7	6	5	4	3	2	1	0
						-		1	-
0x08 0000	HP Output Control 1	HP_CLAMPA	HP_CLAMPB	OUT	_FS	HP_IN_EN	HP_IN_LP	_	+1dB_EN
p. 127		0	0	1	1	0	0	0	0
0x09 0000	PCM Filter Option	FILTER_	PHCOMP	NOS		<u>-</u>	PCM_WBF_	HIGH PASS	DEEMP_ON
0,000 0000	. o mo. opuon	SLOW_FASTB	LOWLATE				ĒN _		5220
p. 128		0	0	0	0	0	0	1	0
0x09 0001	PCM Volume B		ŭ	•		DLUME_B		·	
	PCIVI VOIUITIE B		4		_	_	•	•	0
p. 128		0	1	1	1	1	0	0	0
0x09 0002	PCM Volume A				PCM_VC	DLUME_A			
p. 128		0	1	1	1	1	0	0	0
0x09 0003	PCM Path Signal	PCM RAMP	PCM VOL	PCM	SZC	PCM AMUTE	PCM	PCM MUTE A	PCM_MUTE_B
	Control 1	DŌWN -	BĒQA -		_	_	AMUTEBEQA		
p. 129		1	0	1	0	1	0	0	0
0x09 0004	PCM Path Signal			_		PCM_INV_A	PCM INV B	PCM_SWAP_	PCM COPY
0.000 0004	Control 2					1 0111_1111_71	PCIVI_IINV_B	CHAN -	CHAN -
p. 129		0	0	0	0	0	0	0	0
	December 514.	-				-			
0x09 000A	Programmable Filter Control 1	SOS1_			_CTRL	_	CTRL	SOS3_ON	_
p. 130	Control	0	0	0	0	0	0	0	0
0x09 000B	Programmable Filter		_	_		SOS1_	SOS2_	FOS_COEFF_	_
	Control 2					COEFF_CP	COEFF_CP	_CP _	
p. 130		0	0	0	0	0	0	0	0
0x09 000C	Programmable Filter				SOS1 COEF	F_B0_LSBYTE		·	
p. 130	Coefficients	0	0	0	0	0	0	0	0
		U	U	U			U	U	U
0x09 000D	Programmable Filter				SOS1_COEF	F_B0_MSBYTE			
p. 130	Coefficients	1	0	0	0	0	0	0	0
0x09 000E	Programmable Filter								SOS1
0,100 0002	Coefficients								COEFF_B0_
	Coefficients								SIGN -
p. 130		0	0	0	0	0	0	0	0
0x09 000F	5 11 5"					F B1 LSBYTE			
	Programmable Filter				_				
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0010	Programmable Filter				SOS1 COEFF	F_B1_MSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
0.00.0044					0				-
0x09 0011	Programmable Filter				_				SOS1_ COEFF B1
	Coefficients								SIGN SIGN
400			•	•	•	•	•	•	
p. 130		0	0	0	0	0	0	0	0
0x09 0012	Programmable Filter				SOS1_COEF	F_B2_LSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0013						F_B2_MSBYTE			
p. 130	Programmable Filter								
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0014	Programmable Filter				_				SOS1_
	Coefficients								COEFF_B2_
									SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 0015	Programmable Filter	1			SOS1 COFF	F A1 LSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
		U	U	U			U	U	U
0x09 0016	Programmable Filter				SOS1_COEF	F_A1_MSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0017	Programmable Filter								SOS1
0.0000017	Coefficients				_				COEFF_A1_
									SIGN
p. 130		0	0	0	0	0	0	0	0
	December 11 Fill		<u> </u>	J			J	<u> </u>	J
0x09 0018	Programmable Filter Coefficients				_	F_A2_LSBYTE			
p. 130	COCINCICINS	0	0	0	0	0	0	0	0
0x09 0019	Programmable Filter				SOS1 COEFF	F_A2_MSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
		U	0	0	U	U	0	U	0
0x09 001A	Programmable Filter				_				SOS1_
	Coefficients								COEFF A2_
									SIGÑ
p. 130		0	0	0	0	0	0	0	0
0x09 001B	Programmable Filter				SOS2 COEF	F_B0_LSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
	December 11 500	,	J	U	-		U	U	J
0x09 001C	Programmable Filter				SUS2_COEF	F_B0_MSBYTE			
p. 130	Coefficients	1	0	0	0	0	0	0	0
-		1							



Address	Function	7	6	5	4	3	2	1	0
0x09 001D	Programmable Filter	,	•	3	4	3		<u>'</u>	SOS2
0x09 001D	Coefficients				_				COEFF_B0_ SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 001E p. 130	Programmable Filter Coefficients	0	0	0	SOS2_COEF 0	F_B1_LSBYTE 0	0	0	0
0x09 001F	Programmable Filter	0		0		F_B1_MSBYTE		0	0
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0020	Programmable Filter Coefficients				_				SOS2_ COEFF_B1_ SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 0021 p. 130	Programmable Filter Coefficients	0	0	0	SOS2_COEF	F_B2_LSBYTE 0	0	0	0
0x09 0022	Programmable Filter Coefficients	_				F_B2_MSBYTE			
p. 130 0x09 0023	Programmable Filter	0	0	0	0	0	0	0	0 SOS2
0.000 0020	Coefficients								COEFF_B2_ SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 0024 p. 130	Programmable Filter Coefficients	0	0	0	SOS2_COEF 0	F_A1_LSBYTE 0	0	0	0
0x09 0025	Programmable Filter	0	<u> </u>			F A1 MSBYTE		<u> </u>	0
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0026	Programmable Filter Coefficients				_				SOS2 COEFF_A1_ SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 0027 p. 130	Programmable Filter Coefficients	_			_	F_A2_LSBYTE			_
0x09 0028	Programmable Filter	0	0	0	0 SOS2 COEF	0 F A2 MSBYTE	0	0	0
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0029	Programmable Filter Coefficients				_				SOS2_ COEFF_A2_ SIGN
p. 130 0x09 002A	Programmable Filter	0	0	0	0	0 F_B0_LSBYTE	0	0	0
p. 130	Coefficients	0	0	0	0 0	0	0	0	0
0x09 002B	Programmable Filter	0				F_B0_MSBYTE			0
p. 130	Coefficients	1	0	0	0	0	0	0	0
0x09 002C	Programmable Filter Coefficients				_				SOS3_ COEFF_B0_ SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 002D	Programmable Filter				SOS3_COEF	F_B1_LSBYTE			<u> </u>
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 002E p. 130	Programmable Filter Coefficients	0	0	0	SOS3_COEF 0	F_B1_MSBYTE 0	0	0	0
0x09 002F	Programmable Filter Coefficients	-			_	·		-	SOS3_ COEFF_B1_
p. 130		0	0	0	0	0	0	0	SIGÑ 0
0x09 0030	Programmable Filter				SOS3_COEF	F_B2_LSBYTE			<u> </u>
p. 130	Coefficients	0	0	0	0	0 E D2 MCDVTE	0	0	0
0x09 0031 p. 130	Programmable Filter Coefficients	0	0	0	SOS3_COEF 0	F_B2_MSBYTE 0	0	0	0
0x09 0032	Programmable Filter Coefficients				_				SOS3_ COEFF_B2_ SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 0033 p. 130	Programmable Filter Coefficients	0	0	0	SOS3_COEF 0	F_A1_LSBYTE 0	0	0	0
0x09 0034 p. 130	Programmable Filter Coefficients					F_A1_MSBYTE			
0x09 0035	Programmable Filter	0	0	0	0	0	0	0	0 SOS3
0.09 0033	Coefficients								COEFF_Ā1_ SIGN
p. 130		0	0	0	0	0	0	0	0



Address	Function	7	6	5	4	3	2	1	0
0x09 0036 p. 130	Programmable Filter Coefficients	_			_	F_A2_LSBYTE			
•		0	0	0	0	0	0	0	0
0x09 0037 p. 130	Programmable Filter Coefficients	_				_A2_MSBYTE			
•		0	0	0	0	0	0	0	0
0x09 0038	Programmable Filter Coefficients				_				SOS3_ COEFF A2
									SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 0039	Programmable Filter				FOS_COEFF	_B0_LSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 003A	Programmable Filter Coefficients				FOS_COEFF	_B0_MSBYTE			
p. 130	Coemcients	1	0	0	0	0	0	0	0
0x09 003B	Programmable Filter Coefficients				_				FOS_COEFF_ B0_SIGN
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 003C	Programmable Filter	U	0	<u> </u>		B1 LSBYTE	0	0	0
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 003D	Programmable Filter	0	0			B1 MSBYTE	0	0	0
p. 130	Coefficients	0	0	0	0	_B1_INISB11E 0	0	0	0
0x09 003E	Programmable Filter	0	0	<u> </u>		0	<u> </u>	0	FOS COEFF
0x09 003E	Coefficients				_				B1_SIGN
p. 130		0	0	0	0	0	0	0	0
0x09 003F	Programmable Filter				FOS_COEFF	_A1_LSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0040	Programmable Filter				FOS_COEFF	_A1_MSBYTE			
p. 130	Coefficients	0	0	0	0	0	0	0	0
0x09 0041	Programmable Filter				_				FOS_COEFF_
	Coefficients								A1_SIGN
p. 130		0	0	0	0	0	0	0	0
0x0B 0000	Class H Control		_	•		ADPT_PWR		HV_EN	EXT_VCPFILT
p. 131	LID Data at	0	0	0	1	1	1 HPDETECT_FA	1	0
0x0D 0000	HP Detect	HPDETE	JI_CIKL	HPDETECT_ INV	HPDETECT_R	ISE_DBC_TIME	HPDETECT_FA	ALL_DRC_LIME	_
p. 131		0	0	0	0	0	1	0	0
0x0D 0001	HP Status (Read Only)	_	HPDETECT_	HPDETECT_			_		
104		0	PLUG_DBC	UNPLUG_DBC				•	
p. 131	Deserved	0	0	0	0	0	0	0	0
0x0D 0002- 0x0D FFFF	Reserved	_			-	_			_
		0	0	0	0	0	0	0	0
0x0E 0000	HP Load 1	HPLOAD_EN	=	_	HPLOAD_ CHN_SEL	_	_	HPLOAD_AC_ START	HPLOAD_DC_ START
p. 132		0	0	0	0	0	0	0	0
	Reserved				_	<u> </u>			
0x0E 0002		0	0	0	0	0	0	0	0
0x0E 0003	HP Load Measurement					AS_FREQ_LSB			
p. 132	1	0	0	0	0	0	0	0	0
	HP Load Measurement					AS_FREQ_MSB			
p. 132	2	0	0	0	0		0	0	0
0x0E 0005-	Reserved				-	_			
0x0E 000C		0	0	0	0	0	0	0	0
0x0E 000D	HP DC Load Status 0				RL_DC	_STAT_0			
p. 133	(Read Only)	0	0	0	0	0	0	0	0
0x0E 000E	HP DC Load Status 1				RL_DC	_STAT_1			
p. 133	(Read Only)	0	0	0	0	0	0	0	0
0x0E 000F	Reserved				-	_			
		0	0	0	0	0	0	0	0
0x0E 0010	HP AC Load Status 0 (Read Only)		-	-		_STAT_0		_	_
p. 133		0	0	0	0	0	0	0	0
0x0E 0011	HP AC Load Status 1 (Read Only)	0	0	0		_STAT_1	0	0	0
p. 133	Reserved	0	0	0	0	0	0	0	0
0x0E 0012- 0x0E 0019	1 VCOCI ACA	0	0	0	0		0	0	0
0705 0018		U	U	U	U	0	U	U	U



Address	Function	7	6	5	4	3	2	1	0
	HP Load Status (Read Only)	HPLOAD_DC_ ONCE	HPLOAD_ BUSY	_	=	HPLOAD_AC_ DONE	HPLOAD_AC_ BUSY	HPLOAD_DC_ DONE	HPLOAD_DC_ BUSY
p. 133		0	0	0	0	0	0	0	0
0x0E 001B-	Reserved				-	_			
0x0E FFFF		0	0	0	0	0	0	0	0

6.6 Interrupt Status and Mask Registers

Address	Function	7	6	5	4	3	2	1	0
0x0F 0000	Interrupt Status 1 (Read Only)	DAC_OVFL_ INT	HP_DETECT_ PLUG_INT	HP_DETECT_ UNPLUG_INT	XTAL_ READY_INT	XTAL_ ERROR_INT	PLL_READY_ INT	PLL_ERROR_ INT	PDN_DONE_ INT
p. 134		0	0	0	0	0	0	0	0
0x0F 0001	Interrupt Status 2 (Read Only)	ASP_OVFL_ INT	ASP_ERROR_ INT	ASP_LATE_ INT	ASP_EARLY_ INT	ASP_ NOLRCK_INT		_	
p. 134		0	0	0	0	0	0	0	0
0x0F 0002	Interrupt Status 3 (Read Only)	XSP_OVFL_ INT	XSP_ERROR_ INT	XSP_LATE_ INT	XSP_EARLY_ INT	XSP_ NOLRCK_INT		_	
p. 135		0	0	0	0	0	0	0	0
0x0F 0003	Interrupt Status 4 (Read Only)	HPLOAD_NO_ DC_INT	HPLOAD_ UNPLUG_INT	HPLOAD_ HPON_INT	HPLOAD_ OOR_INT	HPLOAD_AC_ DONE_INT	HPLOAD_DC_ DONE_INT	HPLOAD_ OFF_INT	HPLOAD_ON_ INT
p. 135		0	0	0	0	0	0	0	0
0x0F 0004	Interrupt Status 5 (Read Only)	DSD_STUCK_ INT	DSD_INVAL_ A_INT	DSD_INVAL_ B_INT	DSD_ SILENCE_A_ INT	DSD_ SILENCE_B_ INT	DSD_RATE_ ERROR_INT	DOP_MRK_ DET_INT	DOP_ON_INT
p. 136		0	0	0	0	0	0	0	0
0x0F 0005-	Reserved				_	_	•	•	•
0x0F 000F		0	0	0	0	0	0	0	0
0x0F 0010	Interrupt Mask 1	DAC_OVFL_ INT_MASK	HP_DETECT_ PLUG_INT_ MASK	HP_DETECT_ UNPLUG_ INT_MASK	XTAL_ READY_INT_ MASK	XTAL_ ERROR_INT_ MASK	PLL_READY_ INT_MASK	PLL_ERROR_ INT_MASK	PDN_DONE_ INT_MASK
p. 136		1	1	1	1	1	1	1	1
0x0F 0011	Interrupt Mask 2	ASP_OVFL_ INT_MASK	ASP_ERROR_ INT_MASK	ASP_LATE_ INT_MASK	ASP_EARLY_ INT_MASK	ASP_ NOLRCK_ INT_MASK		_	
p. 137		1	1	1	1	1	1	1	1
0x0F 0012	Interrupt Mask 3	XSP_OVFL_ INT_MASK	XSP_ERROR_ INT_MASK	XSP_LATE_ INT_MASK	XSP_EARLY_ INT_MASK	XSP_ NOLRCK_ INT_MASK		_	
p. 137		1	1	1	1	1	1	1	1
0x0F 0013	Interrupt Mask 4	HPLOAD_NO_ DC_INT_ MASK	HPLOAD_ UNPLUG_ INT_MASK	HPLOAD HPON_INT_ MASK	HPLOAD_ OOR_INT_ MASK	HPLOAD_AC_ DONE_INT_ MASK	HPLOAD_DC_ DONE_INT_ MASK	HPLOAD_ OFF_INT_ MASK	HPLOAD_ON_ INT_MASK
p. 138		1	1	1	1	1	1	1	1
0x0F 0014	Interrupt Mask 5	DSD_STUCK_ INT_MASK	DSD_INVAL_ A_INT_MASK	DSD_INVAL_ B_INT_MASK	DSD_ SILENCE_A_ INT_MASK	DSD_ SILENCE_B_ INT_MASK	DSD_RATE_ ERROR_INT_ MASK	DOP_MRK_ DET_INT_ MASK	DOP_ON_ INT_MASK
p. 138		1	1	1	1	1	1	1	1
0x0F 0015-	Reserved				_	_			•
0x0F FFFF		0	0	0	0	0	0	0	0
0x10 0000	ASP Master Mode	_	_	_	_	SCLK1_SL	.EW_RATE	_	_
p. 139	Slew Rate Control	0	0	1	0	1	0	1	0
0x10 0001	XSP Master Mode	_	_	_	-	DSDCLK_SCLK	2_SLEW_RATE	-	_
p. 139	Slew Rate Control	0	0	1	0	1	0	1	0



7 Register Descriptions

All registers are read/write, except for the device's ID, revision, and status registers, which are read only. The following tables describe bit assignments. The default state of each bit after a power-up sequence or reset is listed in each bit description. All reserved bits must maintain their default state.

7.1 Global Registers

7.1.1 Device ID A and B

Address 0x10000

R/O	7	6	5	4	3	2	1	0	
		DE\	/IDA		DEVIDB				
Default	0	1	0	0	0	0	1	1	

Bits	Name	Description
7:4	DEVIDA	Part number first digit: 4
3:0	DEVIDB	Part number second digit: 3

7.1.2 Device ID C and D

Address 0x10001

R/O	7	6	5	4	3	2	1	0	
		DEV	'IDC		DEVIDD				
Default	0	0	0	1	0	0	1	1	

Bits	Name	Description
7:4	DEVIDC	Part number third digit: 1
3:0	DEVIDD	Part number fourth digit: 3

7.1.3 Device ID E

Address 0x10002

R/O	7	6	5	4	3	2	1	0
		DEV	/IDE			_		
Default	0	0	0	1	0	0	0	0

Bit	Name	Description
7:4	DEVIDE	Part number fifth digit: 1
3:0	_	Reserved

7.1.4 Revision ID

Address 0x10004

R/O	7	6	5	4	3	2	1	0	
		ARE	EVID		MTLREVID				
Default	х	х	х	х	x	х	х	х	

Bits	Name	Description
7:4		Alpha revision. CS43131 alpha revision level. AREVID and MTLREVID from the complete device revision ID (e.g., A0, B2).
3:0		Metal revision. CS43131 metal revision level. AREVID and MTLREVID from the complete device revision ID (e.g., A0, B2).

7.1.5 Subrevision ID

Address 0x10005

R/O	7	6	5	4	3	2	1	0		
	SUBREVID									
Default	0	х	х	х	х	х	х	х		

Bits	Name	Description
7:0	SUBREVID	CS43131 subrevision level.



7.1.6 System Clocking Control

Address 0x100		
---------------	--	--

R/W	7	6	5	4	3	2	1	0	
			_			MCLK_INT	MCLK_SRC_SEL		
Default	0	0	0	0	0	1	1	0	

Bits	Name	Description
7:3	_	Reserved
2	MCLK_INT	The frequency of internal MCLK. 0 Internal MCLK is expected to be 24.576 MHz 1 (Default) Internal MCLK is expected to be 22.5792 MHz
1:0	MCLK_SRC_ SEL	Select the source of internal MCLK. 00 Direct MCLK/XTAL Mode 01 PLL Mode 10 (Default) RCO Mode 11 Reserved

7.1.7 Serial Port Sample Rate

Address 0x1000B

R/W	7	6	5	4	3	2	1	0
		_	_		ASP_SPRATE			
Default	0	0	0	0	0	0	0	1

Bits	Name	Description
7:4	_	Reserved
3:0	_	ASP sample rate. This register must be programmed for both Master Mode and Slave Mode operation. If ASP_SPRATE = 384 kHz and the CS43131 operates in Master Mode, MCLK_INT is required to be 24.576 MHz. For all other rates, MCLK_INT can be either 22.5792 MHz or 24.576 MHz. 0000 32 kHz 0001 (Default) 44.1 kHz 0010 48 kHz 0011 88.2 kHz 0100 96 kHz 0101 176.4 kHz 0110 192 kHz 0111 352.8 kHz 1000 384 kHz 1001—1111 Reserved

7.1.8 Serial Port Sample Bit Size

Address 0x1000C

R/W	7	6	5	4	3	2	1	0
					XSP_SPSIZE		ASP_S	SPSIZE
Default	0	0	0	0	0	1	0	1

Bits	Name	Description
7:4	_	Reserved
3:2	XSP_SPSIZE	XSP sample bit size.
		00 32 bits 01 (Default) 24 bits 10–11 Reserved
1:0	ASP_SPSIZE	ASP sample bit size.
		00 32 bits 01 (Default) 24 bits 10 16 bits 11 8 bits

7.1.9 Pad Interface Configuration

R/W	7	6	5	4	3	2	1	0
			_	_			XSP_3ST	ASP_3ST
Default	0	0	0	0	0	0	1	1

Bits	Name	Description
7:2	_	Reserved



Bits	Name	Description
1	XSP_3ST	Determines the state of the XSP clock drivers when in Master Mode. When in Slave Mode, the serial port clocks are inputs, whose function is not affected by this bit. Before setting an xSP_3ST bit, the associated serial port must be powered down and not powered up until the xSP_3ST bit is cleared.
		When in Master Mode, serial port clocks are active. (Default) When in Master Mode, serial port clocks are Hi-Z.
0	ASP_3ST	Determines the state of the ASP clock drivers when in Master Mode. When in Slave Mode, the serial port clock pins are inputs, whose function is not affected by this bit. Before setting an xSP_3ST bit, the associated serial port must be powered down and not powered up until the xSP_3ST bit is cleared.
		When in Master Mode, serial port clocks are active. (Default) When in Master Mode, serial port clocks are Hi-Z.

7.1.10 Power Down Control

Address 0x20000

R/W	7	6	5	4	3	2	1	0
	PDN_XSP	PDN_ASP	PDN_DSDIF	PDN_HP	PDN_XTAL	PDN_PLL	PDN_CLKOUT	_
Default	1	1	1	1	1	1	1	0

Bits	Name	Description
7	PDN_XSP	XSP input path power control. Configures XSP SDIN path power state.
		0 Powered up. 1 (Default) Powered down.
6	PDN_ASP	ASP input path power control. Configures ASP SDIN path power state.
		0 Powered up. 1 (Default) Powered down.
5	PDN_DSDIF	DSD interface power control. Sets the power state of the DSD interface block.
		0 Powered up. 1 (Default) Powered down.
4	PDN_HP	Power down HPOUTx.
		O Powered up. The HP driver and DACx are powered up. (Default) Powered down. The HP driver and DACx are powered down. When this bit is set, the audio outputs are soft ramped to mute.
3	PDN_XTAL	Power down crystal oscillator.
		Powered up. The XTAL driver is powered up to start generating MCLK. (Default) Powered down. The XTAL driver is powered down.
2	PDN_PLL	PLL output power control. Sets the power state of the PLL block. 0 Powered up.
		1 (Default) Powered down. PLL block is powered down.
1	PDN_	CLKOUT output power control. Sets the power state of the CLOCKOUT output.
	CLKOUT	Powered up (Default) Powered down. CLKOUT are driven low.
0	_	Reserved

7.1.11 Crystal Setting

Address 0x20052

R/W	7	6	5	4	3	2	1	0
			_				XTAL_IBIAS	
Default	0	0	0	0	0	1	0	0

Bits	Name	Description
7:3	_	Reserved
2:0	XTAL_IBIAS	Crystal bias current strength. 010 15.0 μA 100 (Default) 12.5 μA 110 7.5 μA Others Reserved



7.2 PLL Registers

7.2.1 PLL Setting 1

Address	0x30001
Auuless	UNDUUU I

R/W	7	6	5	4	3	2	1	0
				_				PLL_START
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	_	Reserved
0	PLL_START	PLL start bit. Enable PLL output after it has been properly configured. 0 (Default) PLL is not started 1 PLL is started

7.2.2 PLL Setting 2

Address 0x30002

R/W	7	6	5	4	3	2	1	0
				PLL_DIV	_FRAC_0			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	FRĀC_0	PLL fractional portion of divide ratio LSB. There are 3 bytes of PLL feedback divider fraction portion and this is LSB byte; e.g., 0xFF means (2-17 + 2-18 ++2-24). 0000 0000 (Default)

7.2.3 PLL Setting 3

Address 0x30003

R/W	7	6	5	4	3	2	1	0
	PLL_DIV_FRAC_1							
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0		PLL fractional portion of divide ratio middle byte; e.g., 0xFF means (2 ⁻⁹ + 2 ⁻¹⁰ ++2 ⁻¹⁶). 0000 0000 (Default)

7.2.4 PLL Setting 4

Address 0x30004

R/W	7	6	5	4	3	2	1	0
	PLL_DIV_FRAC_2							
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0		PLL fractional portion of divide ratio MSB; e.g., 0xFF means (2 ⁻¹ + 2 ⁻² ++2 ⁻⁸). 0000 0000 (Default)

7.2.5 PLL Setting 5

Address 0x30005

R/W	7	6	5	4	3	2	1	0
	PLL_DIV_INT							
Default	0	1	0	0	0	0	0	0

Bits	Name	Description
7:0	PLL_DIV_INT	PLL integer portion of divide ratio. Integer portion of PLL feedback divider.
		0100 0000 (Default)



7.2.6	PLL Sett	ting 6					A	ddress 0x30008
R/W	7	6	5	4	3	2	1	0
				PLL_O	UT_DIV			
Default	0	0	0	1	0	0	0	0

Bits	Name	Description
7:0	PLL_OUT_ DIV	Final PLL clock output divide value. 0001 0000 (Default)

7.2.7 PLL Setting 7

	Address 0x3000A
1	0

R/W	7	6	5	4	3	2	1	0
	PLL_CAL_RATIO							
Default	1	0	0	0	0	0	0	0

Bits	Name	Description
7:0	PLL_CAL_ RATIO	PLL calibration ratio. See Section 4.7.2 for configuration details. Target value for PLL VCO calibration. 1000 0000 (Default)

7.2.8 PLL Setting 8

Address 0x	3001B
------------	-------

R/W	7	6	5	4	3	2	1	0
			_	_			PLL_MODE	_
Default	0	0	0	1	0	0	1	1

Bits	Name	Description
7:2	_	Reserved
1	PLL_MODE	500/512 factor used in PLL frequency calculation equation, Eq. 4-1. 0 No bypass 1 (Default) Bypass
0	_	Reserved

7.2.9 PLL Setting 9

Address	0x40002
----------------	---------

		•						
R/W	7	6	5	4	3	2	1	0
			_	-			PLL_REF	_PREDIV
Default	0	0	0	0	0	0	1	0

Bits	Name	Description
7:2	_	Reserved
1:0	PLL_REF_ PREDIV	PLL reference divide select. 00 Divide by 1 01 Divide by 2 10 (Default) Divide by 4 11 Divide by 8



7.3 ASP and XSP Registers

7.3.1 CLKOUT Control

Address 0x40004

R/W	7	6	5	4	3	2	1	0
		_		CLKOUT_DIV			CLKOU	JT_SEL
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:5	_	Reserved
4:2	CLKOUT_DIV	Divider setting on internal MCLK path to CLKOUT. 000 (Default) Divide by 2 001 Divide by 3 010 Divide by 4 011 Divide by 8 100–111 Reserved
1:0	CLKOUT_SEL	Select the source of CLKOUT. 00 (Default) XTAL/MCLK path 01 PLL output path 10–11 Reserved

7.3.2 ASP Numerator 1

Address 0x40010

R/W	7	6	5	4	3	2	1	0		
	ASP_N_LSB									
Default	0	0	0	0	0	0	0	1		

Bits	Name	Description
7:0	ASP_N_LSB	The value in this register cannot be changed while the serial port is powered up.
		ASP sample rate fractional divide numerator LSB. Along with ASP_M_MSB/LSB, selects the fractional divide value for setting the SCLK frequency. (Default) ASP N = 1

7.3.3 ASP Numerator 2

Address 0x40011

R/W	7	6	5	4	3	2	1	0		
	ASP_N_MSB									
Default	0	0	0	0	0	0	0	0		

Bits	Name	Description
7:0	ASP_N_MSB	The value in this register cannot be changed while the serial port is powered up.
		ASP sample rate fractional divide numerator MSB. Along with ASP_M_MSB/LSB, selects the fractional divide value for setting the SCLK frequency. (Default) ASP_N = 1

7.3.4 ASP Denominator 1

Address 0x40012

R/W	7	6	5	4	3	2	1	0		
	ASP_M_LSB									
Default	0	0	0	0	1	0	0	0		

Bits	Name	Description
7:0	ASP_M_LSB	The value in this register cannot be changed while the serial port is powered up.
		ASP sample rate fractional divide denominator LSB. Along with ASP_N_MSB/LSB, selects the fractional divide value for setting the SCLK frequency. (Default) ASP_M = 8



7.3.5	ASP Denominator 2 Address 0x40									
R/W	7	6	5	4	3	2	1	0		
	ASP_M_MSB									
Default	0	0	0	0	0	0	0	0		
·										

Bits	Name	Description
7:0	ASP_M_MSB	The value in this register cannot be changed while the serial port is powered up.
		ASP sample rate fractional divide denominator LSB. Along with ASP_N_MSB/LSB, selects the fractional divide value for setting the SCLK frequency. (Default) ASP_M = 8

7.3.6	ASP	LRCK H	liah	Time 1
1.0.0	701		HMII	111110

R/W	7	6	5	4	3	2	1	0	
	ASP_LCHI_LSB								
Default	0	0	0	1	1	1	1	1	

Bits	Name	Description
7:0	ASP_LCHI_	The value in this register cannot be changed while the serial port is powered up.
		ASP LRCK high duration, in units of ASP_SCLK periods stored in ASP_LCHI_MSB/LSB. This value must be less than
		ASP_LCPR.
		(Default) ASP_LCHI = 31

7.3.7 ASP LRCK High Time 2

Addre	ss 0x	40015
-------	-------	-------

R/W	7	6	5	4	3	2	1	0	
	ASP_LCHI_MSB								
Default	0	0	0	0	0	0	0	0	

Bits	Name	Description
7:0		The value in this register cannot be changed while the serial port is powered up.
		ASP LRCK high duration, in units of ASP_SCLK periods stored in ASP_LCHI_MSB/LSB. This value must be less than
		ASP_LCPR. (Default) ASP_LCHI = 31

7.3.8 ASP LRCK Period 1

Δddraee	0v4001	6

R/W	7	6	5	4	3	2	1	0	
	ASP_LCPR_LSB								
Default	0	0	1	1	1	1	1	1	

Bits	Name	Description
7:0	ĒSB ¯	The value in this register cannot be changed while the serial port is powered up. ASP LRCK period, in units of ASP_SCLK periods stored in ASP_LCPR_MSB/LSB. (Default) ASP_LCPR = 63

7.3.9 ASP LRCK Period 2

Address 0x40017

R/W	7	6	5	4	3	2	1	0
	ASP_LCPR_MSB							
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	MSB _	The value in this register cannot be changed while the serial port is powered up. ASP LRCK period, in units of ASP_SCLK periods stored in ASP_LCPR_MSB/LSB. (Default) ASP_LCPR = 63



7.3.10 ASP Clock Configuration

Address 0x40018

R/W	7	6	5	4	3	2	1	0
		_		ASP_M/SB	ASP_SCPOL_ OUT	ASP_SCPOL_ IN	ASP_LCPOL_ OUT	ASP_LCPOL_ IN
Default	0	0	0	0	1	1	0	0

Bits	Name	Description
7:5	_	Reserved
4	ASP_M/SB	ASP port master or slave configuration. 0 (Default) Slave Mode (input) 1 Master Mode (output)
3	ASP_SCPOL_ OUT	ASP SCLK output drive polarity. 0 Normal 1 (Default) Inverted
2	ASP_SCPOL_ IN	ASP SCLK input polarity (pad to logic). 0 Normal 1 (Default) Inverted
1	ASP_LCPOL_ OUT	ASP LRCK output drive polarity. 0 (Default) Normal 1 Inverted
0	ASP_LCPOL_ IN	ASP LRCK input polarity (pad to logic). 0 (Default) Normal 1 Inverted

7.3.11 ASP Frame Configuration

Address 0x40019

R/W	7	6	5	4	3	2	1	0
		_		ASP_STP	ASP_5050		ASP_FSD	
Default	0	0	0	0	1	0	1	0

Bits	Name	Description
7:5	_	Reserved
4	ASP_STP	ASP start phase. Controls which LRCK/FSYNC phase starts a frame.
		0 (Default) The frame begins when LRCK/FSYNC transitions from high to low 1 The frame begins when LRCK/FSYNC transitions from low to high
3	ASP_5050	ASP LRCK fixed 50/50 duty cycle.
		0 Programmable duty cycle per ASP_LCHI and ASP_LCPR. 1 (Default) Fixed 50% duty cycle
2:0	ASP_FSD	ASP frame start delay (units of ASP_SCLK periods).
		000 0 delay 001 0.5 delay
		010 (Default) 1.0 delay
		101 2.5 delay
		110–111 Reserved

7.3.12 XSP Numerator 1

Address 0x40020

R/W	7	6	5	4	3	2	1	0
	XSP_N_LSB							
Default	0	0	0	0	0	0	0	1

Bits	Name	Description
7:0	XSP_N_LSB	The value in this register cannot be changed while the serial port is powered up.
		XSP sample rate fractional divide numerator LSB. Along with XSP_M_MSB/LSB, selects the fractional divide value for setting the SCLK frequency. (Default) XSP_N = 1



7.3.13	XSP Nu	merator 2					A	ddress 0x40021
R/W	7	6	5	4	3	2	1	0
				XSP_N	I_MSB			
Default	0	0	0	0	0	0	0	0
<u>.</u>					•			·

Bits	Name	Description
7:0	XSP_N_MSB	The value in this register cannot be changed while the serial port is powered up.
		XSP sample rate fractional divide numerator MSB. Along with XSP_M_MSB/LSB, selects the fractional divide value for setting the SCLK frequency. (Default) XSP N = 1

7.3.14 XSP Denominator 1

Address	0x40022
----------------	---------

R/W	7	6	5	4	3	2	1	0	
	XSP_M_LSB								
Default	0	0	0	0	0	0	1	0	

Bits	Name	Description
7:0	XSP_M_LSB	The value in this register cannot be changed while the serial port is powered up.
		XSP sample rate fractional divide denominator LSB. Along with XSP_N_MSB/LSB, selects the fractional divide value for setting the SCLK frequency. (Default) XSP_M = 2

7.3.15 XSP Denominator 2

Address	6 0x40023
---------	-----------

R/W	7	6	5	4	3	2	1	0	
	XSP_M_MSB								
Default	0	0	0	0	0	0	0	0	

Bits	Name	Description
7:0	XSP_M_MSB	The value in this register cannot be changed while the serial port is powered up.
		XSP sample rate fractional divide denominator MSB. Along with XSP_N_MSB/LSB, selects the fractional divide value for setting the SCLK frequency.
		(Default) XSP_M = 2

7.3.16 XSP LRCK High Time 1

Address	0x40024
----------------	---------

R/W	7	6	5	4	3	2	1	0	
	XSP_LCHI_LSB								
Default	0	0	0	1	1	1	1	1	

Bits	Name	Description
7:0	XSP_LCHI_	The value in this register cannot be changed while the serial port is powered up.
		XSP LRCK high duration, in units of XSP_SCLK periods stored in XSP_LCHI_LSB/MSB. This value must be less than XSP LCPR.
		(Default) XSP_LCHI = 31

7.3.17 XSP LRCK High Time 2

Address 0x4002	
----------------	--

R/W	7	6	5	4	3	2	1	0
XSP_LCHI_MSB								
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	XSP_LCHI_	The value in this register cannot be changed while the serial port is powered up.
		XSP LRCK high duration, in units of XSP_SCLK periods stored in XSP_LCHI_LSB/MSB. This value must be less than XSP_LCPR.
		(Default) XSP_LCHI = 31



7.3.18 XSP LRCK Period 1

bΑ	dres	s Ox	40	02	F

R/W	7	6	5	4	3	2	1	0
			XSP_LCPR_LSB					
Default	0	0	1	1	1	1	1	1

Bit	s Name	Description
7:0	LSB	The value in this register cannot be changed while the serial port is powered up. XSP LRCK period, in units of XSP_SCLK periods stored in XSP_LCPR_LSB/MSB.
		(Default) XSP_LCPR = 63

7.3.19 XSP LRCK Period 2

Address 0x40027

R/W	7	6	5	4	3	2	1	0
			XSP_LCPR_MSB					
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0		The value in this register cannot be changed while the serial port is powered up.
	MSB	XSP LRCK period, in units of XSP_SCLK periods stored in XSP_LCPR_LSB/MSB.
		(Default) XSP_LCPR = 63

7.3.20 XSP Clock Configuration

Address 0x40028

R/W	7	6	5	4	3	2	1	0
		_		XSP_M/SB	XSP_SCPOL_ OUT	XSP_SCPOL_ IN	XSP_LCPOL_ OUT	XSP_LCPOL_ IN
Default	0	0	0	0	1	1	0	0

Bits	Name	Description
7:5	_	Reserved
4	XSP_M/SB	XSP port master or slave configuration.
		0 (Default) Slave Mode (input) 1 Master Mode (output)
3	XSP_SCPOL_	XSP SCLK output drive polarity.
	OUT	0 Normal 1 (Default) Inverted
2	XSP_SCPOL_	XSP SCLK input polarity (pad to logic).
	IN	0 Normal 1 (Default) Inverted
1	XSP_LCPOL_	XSP LRCK output drive polarity.
	OUT	0 (Default) Normal 1 Inverted
0	XSP_LCPOL_	XSP LRCK input polarity (pad to logic).
	IN	0 (Default) Normal 1 Inverted

7.3.21 XSP Frame Configuration

Address 0x40029

R/W	7	6	5	4	3	2	1	0
		_		XSP_STP	XSP_5050		XSP_FSD	
Default	0	0	0	0	1	0	1	0

Bits	Name	Description			
7:5	_	Reserved			
4	XSP_STP	SP start phase. Controls which LRCK/FSYNC phase starts a frame.			
		0 (Default) The frame begins when LRCK/FSYNC transitions from high to low 1 The frame begins when LRCK/FSYNC transitions from low to high			
3	XSP_5050	SP LRCK fixed 50/50 duty cycle.			
		0 Programmable duty cycle per XSP_LCHI and XSP_LCPR 1 (Default) Fixed 50% duty cycle			



Bits	Name	Description
2:0	XSP_FSD	XSP frame start delay (units of XSP_SCLK periods).
		000 0 delay 001 0.5 delay 010 (Default) 1.0 delay
		 101 2.5 delay 110–111 Reserved

7.3.22 ASP Channel 1 and 2 Location

Address	0x50000	, 0x5000°
---------	---------	-----------

R/W	7	6	5	4	3	2	1	0
	ASP_RX_CH1							
		ASP_RX_CH2						
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	ASP_RX_CHn	ASP Rx channel <i>n</i> location. Sets the location in ASP_SCLK periods of the ASP Rx channel <i>n</i> from the start of the TDM
		frame.
		0x00 Start on SCLK 0
		0xFF Start on SCLK 255 Defaults are 0x00.

7.3.23 ASP Channel 1 Size and Enable

Address 0x5000A

R/W	7	6	5	4	3	2	1	0
		_	_		ASP_RX_CH1_ AP	ASP_RX_CH1_ EN	ASP_RX_	_CH1_RES
Default	0	0	0	0	0	1	1	0

7.3.24 ASP Channel 2 Size and Enable

Address 0x5000E	Ad	dress	0x50	00B
-----------------	----	-------	------	-----

R/W	7	6	5	4	3	2	1	0
		_	-		ASP_RX_CH2_ AP	ASP_RX_CH2_ EN	ASP_RX_	CH2_RES
Default	0	0	0	0	1	1	1	0

Bits	Name	Description
7:4	_	Reserved
3	ASP_RX_ CHn_AP	ASP RX channel <i>n</i> active phase. Valid only in 50/50 mode (ASP_5050 = 1). 0 (Default when <i>n</i> = 1) In 50/50 mode, channel data is input when LRCK/FSYNC is low 1 (Default when <i>n</i> = 2) In 50/50 mode, channel data is input when LRCK/FSYNC is high
2	ASP_RX_ CHn_EN	ASP RX channel <i>n</i> enable. Configures the state of the data for the ASP on channel <i>n</i> . The same rule applies to CHx_EN. 0 (Default) Input channel data is not propagated to the internal data path 1 Input channel data is propagated to the internal data path
1:0	ASP_RX_ CH <i>n</i> _RES	ASP RX channel <i>n</i> size (in bits). Sets the output resolution of the ASP RX channel <i>n</i> samples. 00 8 bits per sample 01 16 bits per sample 10 (Default) 24 bits per sample 11 32 bits per sample



XSP Channel 1 and 2 Location Address 0x60000, 0x60001 7.3.25 R/W XSP_RX_CH1 XSP_RX_CH2 Default 0 0 Description Bits Name XSP_RX_CHn XSP Rx channel n location. Sets the location in XSP_SCLK periods of the XSP Rx channel n from the start of the TDM 0x00 Start on SCLK 0 0xFF Start on SCLK 255 Defaults are 0x00. Address 0x6000A **XSP Channel 1 Size and Enable** 7.3.26 R/W XSP RX CH1 XSP RX CH1 XSP_RX_CH1_RES ΕN 0 0 Default Address 0x6000B 7.3.27 **XSP Channel 2 Size and Enable** R/W XSP_RX_CH2_XSP_RX_CH2_ AP EN XSP_RX_CH2_RES Default 0 0 Bits Name Description

DILS	Name	Description
7:4	_	Reserved
3	XSP_RX_ CH <i>n</i> _AP	XSP Rx channel n active phase. Valid only in 50/50 mode (XSP_5050 = 1). 0 (Default when n = 1) In 50/50 mode, channel data is input when LRCK/FSYNC is low 1 (Default when n = 2) In 50/50 mode, channel data is input when LRCK/FSYNC is high
2	XSP_RX_ CHn_EN	XSP Rx channel <i>n</i> enable. Configures the state of the data for the XSP on channel <i>n</i> . The same rule applies to CHx_EN. 0 Input channel data is not propagated to the internal data path 1 (Default) Input channel data is propagated to the internal data path
1:0	XSP_RX_ CHn_RES	XSP Rx channel <i>n</i> size (in bits). Sets the output resolution of the XSP Rx channel <i>n</i> samples. 00 8 bits per sample 01 16 bits per sample 10 (Default) 24 bits per sample 11 32 bits per sample

7.4 DSD Registers

7.4.1	DSD Volume B	Address 0x70000
<i>1</i> . 	DOD VOIGILIE D	7 Mail 600 CM 6000

R/W	7	6	5	4	3	2	1	0
			DSD_VOLUME_B					
Default	0	1	1	1	1	0	0	0

Bits	Name	Description
7:0	DSD_ VOLUME_B	Digital volume control registers for DSD processor channel B. It allows independent control of the signal level in 1/2 dB increments from 0 dB. Volume settings are decoded as shown below. The volume changes are dictated by the DSD_SZC bit. The same condition applies to DSD_VOLUME_A setting.
		0000 0000 0 dB 0000 0001 -0.5 dB
		01111000 -60 dB (Default)
		 1111 1110 –127 dB 1111 1111 Digital mute



7.4.2	DSD Vol	lume A					Ad	ddress 0x70001
R/W	7	6	5	4	3	2	1	0
				DSD_VC	LUME_A			
Default	0	1	1	1	1	0	0	0

Bits	Name	Description
7:0	DSD_ VOLUME_A	Digital volume control registers for channel A. See DSD_VOLUME_B for description.

7.4.3 DSD Processor Path Signal Control 1

Address 0x70002

R/W	7	6	5	4	3	2	1	0
	DSD_RAMP_ UP	DSD_VOL_ BEQA	DSD_SZC	_	DSD_AMUTE	DSD_AMUTE_ BEQA	DSD_MUTE_A	DSD_MUTE_B
Default	1	0	1	0	1	0	0	0

Bits	Name	Description
7	DSD_RAMP_ UP	Soft volume ramp-up after error. An unmute is performed after any error is recovered. 0 Immediate unmute is performed
		(Default) Unmute behavior is controlled by DSD_SZC settings
6	DSD_VOL_	DSD_VOLUME_B equals DSD_VOLUME_A.
	BEQA	(Default) Volume setting of both channels in DSD processor are controlled independently 1 Volume setting of both channels are controlled by DSD_VOLUME_A. DSD_VOLUME_B is ignored
5	DSD_SZC	Soft ramp control. 0 Immediate change
		1 (Default) Soft ramp
4	1	Reserved
3	DSD_AMUTE	DSD auto mute.
		O Function disabled 1 (Default) Mute occurs after reception of 256 repeated 8-bit DSD mute patterns. A single bit not fitting the repeated pattern releases the mute. Detection and muting is done independently for each channel.
2	DSD_	DSD Processor Auto mute channel B equals channel A.
	AMUTE_ BEQA	O (Default) Function disabled Only mute when both channels AMUTE conditions are detected
1		
	A	O (Default) Function is disabled Channel output is muted. Muting function is affected by the DSD_SZC bit
0	DSD_MUTE_	DSD Processor Channel B mute.
	В	O (Default) Function is disabled. Channel output is muted. Muting function is affected by the DSD_SZC bit.

7.4.4 DSD Interface Configuration

Address 0x70003

R/W	7	6	5	4	3	2	1	0
		_		_	1	DSD_M/SB	DSD_PM_EN	DSD_PM_SEL
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:3	_	Reserved
2	DSD_M/SB	DSD clock master or Slave Mode. 0 (Default) Slave Mode 1 Master Mode
1	DSD_PM_EN	DSD phase modulation mode. Can only be used when DSD_SPEED = 00 (64•Fs) or 01 (128•Fs). 0 (Default) this function is disabled (DSD normal mode) 1 DSD phase modulation input mode is enabled, and the DSD_PM_SEL bit must be set accordingly.
0	DSD_PM_SEL	DSD phase modulation mode select. 0 (Default) The 2x data rate (BCKA) clock must be input to DSD_SCLK for phase modulation mode. 1 The 1x data rate (BCKD) clock must be input to DSD_SCLK for phase modulation mode.



7.4.5 DSD Processor Path Signal Control 2

Address 0x70004

R/W	7	6	5	4	3	2	1	0
	_	DSD_PRC_SRC		DSD_EN	DSD_SPEED		STA_DSD_DET	INV_DSD_DET
Default	0	0	0	0	0	0	1	0

Bits	Name	Description
7	_	Reserved
6:5	DSD_PRC_ SRC	Select the source for DSD processor. 00 (Default) DSD interface 01 Reserved 10 ASP 11 XSP
4	DSD_EN	Enable DSD playback.
		0 (Default) Function disabled 1 DSD playback is enabled
3:2	DSD_SPEED	Setup DSD clock speed. 00 (Default) 64•Fs 01 128•Fs 10 256•Fs 11 Reserved
1	STA_DSD_ DET	Static DSD detection. 0 Function disabled 1 (Default) Static DSD detection is enabled. The DSD processor checks for 28 consecutive zeros or ones and, if detected, sets the DSD_STUCK_INT interrupt status bit and mutes the output until the static condition is cleared. If DSD_AMUTE is enabled, AMUTE will be in effect in this scenario.
0	INV_DSD_ DET	Invalid DSD detection. 0 (Default) Function disabled 1 Invalid DSD detection is enabled. The DSD processor checks for 25 out of 28 bits of the same value and, if detected, sets the DSD_INVAL_A_INT and/or DSD_INVAL_B_INT interrupt status bits.

7.4.6 DSD and PCM Mixing Control

Address 0x70005

R/W	7	6	5	4	3	2	1	0
			_	_			MIX_PCM_ PREP	MIX_PCM_ DSD
Default	0	0	0	0	0	0	0	0

Bits	Name	Description						
7:2	_	Reserved						
1	MIX_PCM_ PREP	Enable PCM playback path for PCM and DSD mixing. This bit must be set prior to setting MIX_PCM_DSD. Disable this bit after disabling MIX_PCM_DSD. This mode requires DSD_EN to be enabled and DSD_PRC_SRC set to receive DSD through either the DSD interface or XSP. 0 (Default) Function disabled						
		1 Enable PCM playback path for PCM and DSD mixing						
0	MIX_PCM_ DSD	Enable PCM stream mixing into DSD stream. This bit must be set only after MIX_PCM_PREP is enabled. Disable this bit prior to disabling MIX_PCM_PREP bit. This mode requires DSD_EN to be enabled and DSD_PRC_SRC set to receive DSD through either the DSD interface or XSP. 0 (Default) Function disabled 1 Enable PCM stream mixing into the DSD stream						

7.4.7 DSD Processor Path Signal Control 3

Address 0x70006

R/W	7	6	5	4	3	2	1	0
	DSD_ZERODB	DSD_HPF_EN		SIGCTL_ DSDEQPCM	DSD_INV_A	DSD_INV_B	DSD_SWAP_ CHAN	DSD_COPY_ CHAN
Default	0	1	0	0	0	0	0	0

Bits	Name	Description
7	DSD_ ZERODB	Setting on DSD stream volume to match PCM stream volume. 0 (Default) The SACD +3.1-dB level (71% modulation index) matches PCM 0 dB full scale. 1 The SACD 0-dB reference level (50% modulation index) matches PCM 0 dB full scale.



Bits	Name	Description
6	DSD_HPF_EN	Enable the high pass filter in the DSD processor.
		0 HPF disabled 1 (Default) Enable HPF in the DSD processor
5	_	Reserved
4	SIGCTL_ DSDEQPCM	Enable DSD signal path control register bits to be controlled by PCM setting. DSD setting is ignored. Register bits affected are the following:
		DSD_RAMP_UP, DSD_VOL_BEQA, DSD_SZC, DSD_AMUTE, DSD_AMUTE_BEQA, DSD_MUTE_A, DSD_MUTE_B, DSD_INV_A, DSD_INV_B, DSD_SWAP_CHAN, DSD_COPY_CHAN
		After set, each DSD_x register bit is equal to setting of PCM_x register bit.
		0 (Default) Function is disabled 1 Function is enabled
3	DSD_INV_A	DSD Processor Channel A signal invert.
		O (Default) Function is disabled Signal polarity of channel A is inverted
2	DSD_INV_B	DSD Processor Channel B signal invert
		O (Default) the function is disabled Signal polarity of channel B is inverted
1	DSD_SWAP_	Swap channels A and B at the input. This bit takes effect before DSD_COPY_CHAN and DSD_INV_x.
	CHAN	(Default) Function disabled Enable channel A and B swapping
0	DSD_COPY_	Copy channel A to channel B. This bit takes effect after DSD_SWAP_CHAN, but before DSD_INV_x.
	CHAN	0 (Default) Function disabled 1 Enable copy A to B function

7.5 Headphone and PCM Registers

7.5.1 HP Output Control 1

Address 0x80000

R/W	7	6	5	4	3	2	1	0
	HP_CLAMPA	HP_CLAMPB	OUT_F	-S	HP_IN_EN	HP_IN_LP		+1dB_EN
Default	0	0	1	1	0	0	0	0

Bits	Name	Description
7	HP_CLAMPA	Opt-out on clamping HPOUTA output to ground when PDN_HP is enabled.
		(Default) Function disabled. HPOUTA is clamped when PDN_HP is set and HP_IN_EN is cleared. HPOUT is not clamped when PDN_HP is cleared. 1 HPOUTA clamp is released if and only if PDN_HP is set.
6	HP_CLAMPB	Opt-out on clamping HPOUTB output to ground when PDN_HP is enabled.
		O (Default) Function disabled. HPOUTB is clamped when PDN_HP is set and HP_IN_EN is cleared. HPOUT is not clamped when PDN_HP is cleared. 1 HPOUTB clamp is released if and only if PDN_HP is set.
5:4	OUT_FS	Output full scale setting. This setting must only be updated when PDN_HP is set.
		00 0.5 V 01 1 V 10 1.41 V 11 (Default) 1.73 V
3	HP_IN_EN	HPIN switches enable.
		0 (Default) Switch open 1 Switch closed
2	HP_IN_LP	When selected, HPIN mode is placed into low power mode. This setting is only in effect when HP_IN_EN = 1. It should only be set after HP_IN_EN = 1. It should be cleared before HP_IN_EN is cleared. When HP_IN_LP = 1, the maximum supported speed for I ² C is 400 kHz.
		O (Default) HPINx path is not in the power mode. HPINx path is in the low power mode.
1	1	Reserved
0	+1dB_EN	If selected, output full scale voltage is at 2 V. This setting is only in effect when OUT_FS = 11 and HV_EN = 1. This setting is ignored if OUT_FS and HV_EN is set to any other settings. It should only be updated when PDN_HP is set. 0 (Default) Output full scale voltage is determined by OUT_FS setting. 1 Output full scale voltage is at 2 V.



7.5.2 PCM Filter Option

Address 0x90000

R/W	7	6	5	4	3	2	1	0
	FILTER_ SLOW_FASTB	PHCOMP_ LOWLATB	NOS	_	_	PCM_WBF_EN	HIGH_PASS	DEEMP_ON
Default	0	0	0	0	0	0	1	0

Bits	Name	Description
7	FILTER_ SLOW	Fast and slow filter selection. 0 (Default) Fast filter is selected.
	FASTB	1 Ślow filtér is selected.
6	PHCOMP_	Low-latency and phase-compensated filter selection
	LOWLATB	O (Default) Low-latency is selected. Phase-compensated filter is selected.
5	NOS	Nonoversampling emulation mode on. When enabled, FILTER_SLOW_FASTB and PHCOMP_LOWLATB are ignored.
		0 (Default) NOS emulation mode is off. 1 NOS emulation mode is on.
4:3	_	Reserved
2	PCM_WBF_ EN	Wideband flatness mode enable. This should only be used in PCM playback when xSP sample rate is at 192 kHz. This bit must be changed while PDN_HP is set.
		0 (Default) Wideband flatness mode disabled 1 Wideband flatness mode enabled
1	HIGH_PASS	High-pass filter enable.
		High-pass filter is disabled. (Default) High-pass filter is selected.
0	DEEMP_ON	Deemphasis filter on.
		0 (Default) Deemphasis for 44.1 kHz is disabled. 1 Deemphasis for 44.1 kHz is enabled.

7.5.3 PCM Volume B

Address 0x90001

R/W	7	6	5	4	3	2	1	0			
	PCM_VOLUME_B										
Default	0	1	1	1	1	0	0	0			

Bits	Name	Description
7:0	PCM_ VOLUME_B	Digital volume control registers for PCM channel B. It allows independent control of the signal level in 1/2 dB increments from 0 to –127.5 dB. Volume settings are decoded as shown below. The volume changes are dictated by the PCM_SZC bits. The same rule applies to PCM_VOLUME_A setting. 0000 0000 0 dB 0000 0001 –0.5 dB
		 01111000 –60 dB (Default)
		 1111 1110 –127 dB 1111 1111 Digital mute

7.5.4 PCM Volume A

Address 0x90002

R/W	7	6	5	4	3	2	1	0			
	PCM_VOLUME_A										
Default	0	1	1	1	1	0	0	0			

Bits	Name	Description
7:0	PCM_ VOLUME_A	Digital volume control registers for channel A. See PCM_VOLUME_B for description.



7.5.5 PCM Path Signal Control 1

Address 0x90003

R/W	7	6	5	4	3	2	1	0
	PCM_RAMP_ DOWN	PCM_VOL_ BEQA		_SZC	PCM_AMUTE	PCM_ AMUTEBEQA	PCM_MUTE_A	PCM_MUTE_B
Default	1	0	1	0	1	0	0	0

Bits	Name	Description
7	PCM_RAMP_ DOWN	Soft volume ramp-down before filter mode change. A mute is performed before filter mode change and an unmute is performed after executing the filter mode change.
		Immediate mute is performed prior to executing a filter mode change (Default) This mute and unmute is controlled by PCM_SZC.
6	PCM_VOL_	PCM_VOLUME_B equals PCM_VOLUME_A.
	BEQA	(Default) Volume setting of both channels are controlled independently. Volume setting of both channels are controlled by PCM_VOLUME_A. PCM_VOLUME_B is ignored.
5:4	PCM_SZC	Soft ramp and zero cross control.
		00 Immediate change 01 In PCM mode, zero cross change
		10 (Default) Soft ramp 11 In PCM mode, soft ramp and zero crossings
3	PCM_AMUTE	PCM auto mute.
		 Function disabled (Default) Mute occurs after reception of 8,192 consecutive audio samples of static +1, 0, or -1. A single sample of non-static data releases the mute. Detection and muting is done independently for each channel.
2	PCM_	Auto mute channel B equals channel A.
	AMUTEBEQA	(Default) Function disabled. Only mute when both channels AMUTE conditions are detected.
1	PCM_MUTE_	Channel A mute.
	Α	(Default) Function is disabled. Channel output is muted. Muting function is affected by the PCM_SZC bits.
0	PCM_MUTE_	Channel A mute.
	В	(Default) Function is disabled. Channel output is muted. Muting function is affected by the PCM_SZC bits.

7.5.6 PCM Path Signal Control 2

Address 0x90004

R/W	7	6	5	4	3	2	1	0
		_	-		PCM_INV_A	PCM_INV_B	PCM_SWAP_ CHAN	PCM_COPY_ CHAN
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:4	_	Reserved
3	PCM_INV_A	Channel A signal invert.
		O (Default) Function is disabled Signal polarity of channel A is inverted
2	PCM_INV_B	Channel B signal invert.
		(Default) the function is disabled Signal polarity of channel B is inverted
1	PCM_SWAP_ CHAN	Swap channels A and B at the input. This bit takes effect before PCM_COPY_CHAN. 0 (Default) Function disabled 1 Enable channel A and B swapping
0	PCM_COPY_ CHAN	Copy channel A to channel B. This bit takes effect after PCM_SWAP_CHAN. 0 (Default) Function disabled 1 Enable copy A to B function



7.5.7 Programmable Filter Control 1

Address 0x9 000A

R/W	7	6	5	4	3	2	1	0
	SOS1_CTRL		SOS2_CTRL		FOS_CTRL		SOS3_ON	_
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:6	SOS1_CTRL	SOS1 filter control. 00 SOS1 filter disabled. 01 Reserved. 10 Reserved. 11 SOS1 filter enabled.
5:4	SOS2_CTRL	SOS2 filter control. 00 SOS2 filter disabled. 01 Reserved. 10 Reserved. 11 SOS2 filter enabled.
3:2	FOS_CTRL	FOS filter control. 00 FOS filter disabled. 01 Reserved. 10 Reserved. 11 FOS filter enabled.
1	SOS3_ON	SOS3 filter enable. 0 (default) SOS3 filter is disabled. 1 SOS3 filter is enabled.
0	_	Reserved

7.5.8 Programmable Filter Control 2

Address 0x9 000B

R/W	7	6	5	4	3	2	1	0
		_	-		SOS1_ COEFF_CP	SOS2_ COEFF_CP	FOS_COEFF_ CP	_
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:4	_	Reserved
3	SOS1_ COEFF_CP	Enable SOS1 coefficients from the control port. When the filter is not in use, this bit must be cleared to 0. 0 (default) SOS1 coefficients from the control port are not effective. 1 SOS1 coefficients from the control port are effective.
2	SOS2_ COEFF_CP	Enable SOS2 coefficients from the control port. When the filter is not in use, this bit must be cleared to 0. 0 (default) SOS2 coefficients from the control port are not effective. 1 SOS2 coefficients from the control port are effective.
1	FOS_COEFF_ CP	Enable FOS coefficients from the control port. When the filter is not in use, this bit must be cleared to 0. 0 (default) FOS coefficients from the control port are not effective. 1 FOS coefficients from the control port are effective.
0	_	Reserved

7.5.9 Programmable Filter Coefficients

Address 0x9000C-0x90041

R/W	7	6	5	4	3	2	1	0
	xOSx_COEFF_xx_LSBYTE							
	xOSx_COEFF_xx_MSBYTE							
	_ xOsx_coef xx_sign				xOSx_COEFF_ xx_SIGN			
Default				See Quick	Reference			

Bits	Name	Description
7:0	See Quick Reference	Refer to Section 4.14 for details. Format is Q1.17.



7.5.	10	Class	Н	Contro	ol
------	----	-------	---	--------	----

Address 0xB0000

R/W	7	6	5	4	3	2	1	0
		_		ADPT_PWR		HV_EN	EXT_VCPFILT	
Default	0	0	0	1	1	1	1	0

Bits	Name	Description
7:5	_	Reserved
4:2	ADPT_PWR	Adaptive power adjustment. Configures how power to HP amplifiers adapts to the output signal level. 000 Reserved 001 Fixed, Mode 0 (±VP_LDO)
		010 Fixed, Mode 1 (±VCP) 011–110 Reserved 111 (Default) Adapt to signal. The output signal dynamically determines the voltage level.
1	HV_EN	High voltage mode enable.
		0 Function disabled (VP_LDO = 2.6V) 1 (Default) Function enabled (VP_LDO = 3.0 V). This requires VP min to be 3.3 V. Also, this mode only applies to load 600 Ω and above.
0	EXT_VCPFILT	External VCP_FILT± voltage mode.
		O (Default) Function disabled When enabled, VCP_FILT± voltages can be provided externally at ±3.0 V. See power sequencing/timing requirement in related functional description.

7.5.11 HP Detect

Address 0xD0000

R/W	7	6	5	4	3	2	1	0
	HPDETE	CT_CTRL	HPDETECT_ INV	HPDETECT_	RISE_DBC_TIM	ME HPDETECT_	_FALL_DBC_TIME	_
Default	0	0	0	0	0	1	0	0

Bits	Name	Description
7:6	HPDETECT_ CTRL	HP detect control. Configures operation of the HP detect circuit. The internal weak current source pull-up is enabled in all modes. 00 (Default) Disabled. The HP detect digital circuit is powered down and does not report to the status registers (HPDETECT_PLUG_INT and HPDETECT_UNPLUG_INT are also cleared). 01–10 Reserved 11 Enabled
5	HPDETECT_ INV	HP detect invert. Can be used to invert the signal from the HP detect circuit. 0 (Default) Not inverted 1 Inverted
4:3	HPDETECT_ RISE_DBC_ TIME	Tip sense rising debounce time. 00 (Default) 0 ms 01 250 ms 10 500 ms 11 1.0 s
2:1	HPDETECT_ FALL_DBC_ TIME	Tip sense falling debounce time. 00 0 ms 01 250 ms 10 (Default) 500 ms 11 1.0 s
0	_	Reserved

7.5.12 HP Status

Address 0xD0001

R/O	7	6	5	4	3	2	1	0
	_	HPDETECT_ PLUG_DBC	HPDETECT_ UNPLUG_DNC			_		
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7	_	Reserved
6	HPDETECT_ PLUG_DBC	HPDETECT plug debounce status. Setting HPDETECT_INV reverses the meaning of this bit. 0 (Default) Condition is not present 1 Condition is present



Bits	Name	Description
5	HPDETECT_ UNPLUG_ DBC	HPDETECT unplug debounce status. Setting HPDETECT_INV reverses the meaning of this bit. 0 (Default) Condition is not present 1 Condition is present
4:0	_	Reserved

7.5.13 HP	Load 1	Address 0xE0000

R/W	7	6	5	4	3 2		1	0
	HPLOAD_EN	_	-	HPLOAD_ CHN_SEL			HPLOAD_AC_ START	HPLOAD_DC_ START
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7	HPLOAD_EN	HP load enable.
		0 (Default) Function disabled 1 Function enabled
6:5	_	Reserved
4	HPLOAD_ CHN_SEL	Select channel to perform HP load measurement. 0 (Default) HPOUTA 1 HPOUTB
3:2	_	Reserved
1	HPLOAD_AC_ START	HP load AC measurement trigger. A change from 0 to 1 initiates the measurement process. After the measurement completes, this bit must be manually changed back to 0 before initiating another process. (Default) HPLOAD_AC_START = 0
0	HPLOAD_ DC_START	HP load DC measurement trigger. A change from 0 to 1 initiates the measurement process. After measurement complete, this bit must be manually changed back to 0 before initiating another process. (Default) HPLOAD_DC_START = 0

7.5.14 HP Load Measurement 1

bΑ	dr	ess	Ωx	F	n	กก	١.

R/W	7	6	5	4	3	2	1	0
	HPLOAD_MEAS_FREQ_LSB							
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	MEAS_	LSB of HP load measurement frequency selection for AC detect (5.86 Hz/lsb when MCLK_INT = 24.576 MHz. 5.94 Hz/lsb when MCLK_INT = 22.5792 MHz). Frequency range is 20 Hz to 20 kHz. Default: 0000 0000

7.5.15 HP Load Measurement 2

Add	dress	0xE	0004
-----	-------	-----	------

R/W	7	6	5	4	3	2	1	0	
	HPLOAD_MEAS_FREQ_MSB								
Default	0	0	0	0	0	0	0	0	

Bits	Name	Description
7:0	MEAS_	MSB of HP load measurement frequency selection for AC detect (5.86 Hz/lsb when MCLK_INT = 24.576 MHz. 5.94 Hz/lsb when MCLK_INT = 22.5792 MHz). Frequency range is 20 Hz to 20 kHz. Default: 0000 0000



7.5.16 HP DC Load Status 0

Δ	h	d	ress	Λx	F	n	n	n	

R/O	7	6	5	4	3	2	1	0
				RL_DC_	STAT_0			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	RL_DC_ STAT_0	Byte 0 of HP DC load measured in Ω.RL_DC_STAT_1[7:0] and RL_DC_STAT_0[7:3] represent integer portion of impedance value.
		RL_DC_STAT_0[2:0] represent fractional portion, with fractional weighting as follows: [2]: 0.5 [1]: 0.25 [0]: 0.125 Default: 0000000

7.5.17 HP DC Load Status 1

Address 0xE000E

R/O	7	6	5	4	3	2	1	0
				RL_DC	_STAT_1			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	RL_DC_ STAT_1	Byte 1 of HP DC load measured in Ω.Refer to RL_DC_STAT_0 for details of measurement interpretation. Default: 0000000

7.5.18 HP AC Load Status 0

Address 0xE0010

R/O	7	6	5	4	3	2	1	0
				RL_AC_	STAT_0			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	RL_AC_ STAT_0	Byte 0 of HP AC load measured in Ω. RL_AC_STAT_1[7:0] and RL_AC_STAT_0[7:3] represent integer portion of impedance value. RL_AC_STAT_0[2:0] represent fractional portion, with fractional weighting as follows: [2]: 0.5 [1]: 0.25 [0]: 0.125
		Default: 0000000

7.5.19 HP AC Load Status 1

Address 0xE0011

R/O	7	6	5	4	3	2	1	0
	RL_AC_STAT_1							
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:0	RL_AC_ STAT_1	Byte 1 of HP AC load measured in Ω .Refer to RL_AC_STAT_0 for details of measurement interpretation. Default: 0000000

7.5.20 HP Load Status

Address 0xE001A

R/O	7	6	5	4	3	2	1	0
	HPLOAD_DC_ ONCE	HPLOAD_ BUSY		_	HPLOAD_AC_ DONE	HPLOAD_AC_ BUSY	HPLOAD_DC_ DONE	HPLOAD_DC_ BUSY
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7	HPLOAD_ DC_ONCE	Status of HP load DC measurement been performed at least once. 0 Condition is not present 1 Condition is present
6	HPLOAD_ BUSY	Status of HP load measurement block state machine. 0 State machine is not busy 1 State machine is busy



Bits	Name	Description				
5:4	_	Reserved				
3	HPLOAD_AC_ DONE	HP load AC measurement is done status. 0 Condition is not present 1 Condition is present				
2	HPLOAD_AC_ BUSY	HP AC load measurement is "in process" status. 0 Condition is not present 1 Condition is present				
1	HPLOAD_ DC_DONE	HP load DC measurement is done status. 0 Condition is not present 1 Condition is present				
0	HPLOAD_ DC_BUSY					

7.6 Interrupt Status and Mask Registers

7.6.1 Interrupt Status 1

Address 0xF0000

R/O	7	6	5	4	3	2	1	0
	DAC_OVFL_ INT	HPDETECT_ PLUG_INT	HPDETECT_ UNPLUG_INT	XTAL_READY_ INT	XTAL_ ERROR_INT	PLL_READY_ INT	PLL_ERROR_ INT	PDN_DONE_ INT
Default	0	0	0	0	0	0	0	0

Bits	Name	Description			
7	DAC_OVFL_ INT	Status indicating DAC modulator overflow condition is detected. 0 Condition is not present			
6	HPDETECT_ PLUG_INT	1 Condition is present Status indicating HP plug event is detected. 0 Condition is not present 1 Condition is present			
5	<u>'</u>				
4	XTAL_ READY_INT Status indicating XTAL is ready after PDN_XTAL is cleared. 0 Condition is not present 1 Condition is present				
3	XTAL_ ERROR_INT	Status indicating XTAL error condition is detected after PDN_XTAL is cleared. 0 Condition is not present 1 Condition is present			
2	PLL_READY_ INT	Status indicating PLL ready condition is detected after PLL_START is set. 0 Condition is not present 1 Condition is present			
1	1 PLL_ERROR_ Status indicating PLL error condition is detected after PLL_START is set. 0 Condition is not present 1 Condition is present				
0	Status indicating PDN_HP process is completed after a request. 0 Condition is not present 1 Condition is present				

7.6.2 Interrupt Status 2

Address 0xF0001

R/O	7	6	5	4	3	2	1	0
	ASP_OVFL_ INT	ASP_ERROR_ INT	ASP_LATE_ INT	ASP_EARLY_ INT	ASP_ NOLRCK_INT		_	
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7		ASP RX request overload.
	INT	0 Condition is not present 1 Condition is present
		· Continue to processing



Bits	Name	Description
6	ASP_ ERROR_INT	ASP RX LRCK error. Logical OR of LRCK early and LRCK late errors. 0 Condition is not present 1 Condition is present
5	ASP_LATE_ INT	ASP RX LRCK late. 0 Condition is not present 1 Condition is present
4	ASP_EARLY_ INT	ASP RX LRCK early. 0 Condition is not present 1 Condition is present
3	ASP_ NOLRCK_INT	ASP RX no LRCK. 0 Condition is not present 1 Condition is present
2:0	_	Reserved

7.6.3 Interrupt Status 3

Address 0xF0002

R/O	7	6	5	4	3	2	1	0
	XSP_OVFL_ INT	XSP_ERROR_ INT	XSP_LATE_ INT	XSP_EARLY_ INT	XSP_ NOLRCK_INT		_	
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7	XSP_OVFL_ INT	XSP RX request overload. 0 Condition is not present 1 Condition is present
6	XSP_ ERROR_INT	XSP RX LRCK error. Logical OR of LRCK early and LRCK late errors. 0 Condition is not present 1 Condition is present
5	XSP_LATE_ INT	XSP RX LRCK late. 0 Condition is not present 1 Condition is present
4	XSP_EARLY_ INT	XSP RX LRCK early. 0 Condition is not present 1 Condition is present
3	XSP_ NOLRCK_INT	XSP RX no LRCK. 0 Condition is not present 1 Condition is present
2:0	_	Reserved

7.6.4 Interrupt Status 4

Address 0xF0003

R/O	7	6	5	4	3	2	1	0
	HPLOAD_NO_ DC_INT	HPLOAD_ UNPLUG_INT	HPLOAD_ HPON_INT	HPLOAD_ OOR_INT	HPLOAD_AC_ DONE_INT	HPLOAD_DC_ DONE_INT	HPLOAD_ OFF_INT	HPLOAD_ON_ INT
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7	HPLOAD_ NO_DC_INT	HP load error condition: AC load detection is performed without DC load detection done first. 0 Condition is not present 1 Condition is present
6	HPLOAD_ UNPLUG_INT	HP load error condition: Unplug event happened during load detection process. 0 Condition is not present 1 Condition is present
5	HPLOAD_ HPON_INT	HP load error condition: HPLOAD_EN is set before PDN_HP is set and PDN_DONE_INT event is received. 0 Condition is not present 1 Condition is present
4	HPLOAD_ OOR_INT	HP load error condition: HPLOAD out of range result is measured. 0 Condition is not present 1 Condition is present



Bits	Name	Description
3	HPLOAD_AC_ DONE_INT	Status indicating HP AC load measurement is completed. 0 Condition is not present 1 Condition is present
2	HPLOAD_ DC_DONE_ INT	Status indicating HP DC load measurement is completed. 0 Condition is not present 1 Condition is present
1	HPLOAD_ OFF_INT	HP load state machine is properly shut down after HPLOAD_EN is cleared. 0 Condition is not present 1 Condition is present
0	HPLOAD_ ON_INT	HP load state machine is properly turned on after HPLOAD_EN is set. 0 Condition is not present 1 Condition is present

7.6.5 Interrupt Status 5

Address 0xF0004

R/O	7	6	5	4	3	2	1	0
	DSD_STUCK_ INT	DSD_INVAL_ A_INT	DSD_INVAL_ B_INT	DSD_ SILENCE_A_ INT	DSD_ SILENCE_B_ INT	DSD_RATE_ ERROR_INT	DOP_MRK_ DET_INT	DOP_ON_INT
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7	DSD_STUCK_ INT	At least one DSD input channel is stuck at 0 or 1. 0 Condition is not present 1 Condition is present
6	DSD_INVAL_ A_INT	Channel A input exceeds the max peak level of +3.1-dB SACD. 0 Condition is not present 1 Condition is present
5	DSD_INVAL_ B_INT	Channel B input exceeds the max peak level of +3.1-dB SACD. 0 Condition is not present 1 Condition is present
4	DSD_ SILENCE_A_ INT	Channel A contains DSD silence pattern. 0 Condition is not present 1 Condition is present
3	DSD_ SILENCE_B_ INT	Channel B contains DSD silence pattern. 0 Condition is not present 1 Condition is present
2	DSD_RATE_ ERROR_INT	DSD data rate related error is detected. The rate of the input DSD stream is not as described in DSD_SPEED setting. If missed DoP header(s) is detected, the interrupt will also be triggered. 0 Condition is not present 1 Condition is present
1	DOP_MRK_ DET_INT	A valid sequence of DoP markers has been detected. 0 Condition is not present 1 Condition is present
0	DOP_ON_INT	The DoP decoder is powered up. 0 Condition is not present 1 Condition is present

7.6.6 Interrupt Mask 1

Address 0xF0010

R/W	7	6	5	4	3	2	1	0
	DAC_OVFL_ INT_MASK	HPDETECT_ PLUG_INT_ MASK	HPDETECT_ UNPLUG_INT_ MASK	XTAL_READY_ INT_MASK	XTAL_ ERROR_INT_ MASK	PLL_READY_ INT_MASK	PLL_ERROR_ INT_MASK	PDN_DONE_ INT_MASK
Default	1	1	1	1	1	1	1	1

Bits	Name	Description
7	DAC_OVFL_ INT_MASK	DAC_OVFL_INT mask. 0 Unmasked 1 (Default) Masked



Bits	Name	Description
6	HPDETECT_ PLUG_INT_ MASK	HP_DETECT_PLUG_INT mask. 0 Unmasked 1 (Default) Masked
5	HPDETECT_ UNPLUG_ INT_MASK	HP_DETECT_UNPLUG_INT mask. 0 Unmasked 1 (Default) Masked
4	XTAL_ READY_INT_ MASK	XTAL_READY_INT mask. 0 Unmasked 1 (Default) Masked
3	XTAL_ ERROR_INT_ MASK	XTAL_ERROR_INT mask. 0 Unmasked 1 (Default) Masked
2	PLL_READY_ INT_MASK	PLL_READY_INT mask. 0 Unmasked 1 (Default) Masked
1	PLL_ERROR_ INT_MASK	PLL_ERROR_INT mask. 0 Unmasked 1 (Default) Masked
0	PDN_DONE_ INT_MASK	PDN_DONE_INT mask. 0 Unmasked 1 (Default) Masked

7.6.7 Interrupt Mask 2

Address 0xF0011

R/W	7	6	5	4	3	2	1	0
	ASP_OVFL_ INT_MASK	ASP_ERROR_ INT_MASK	ASP_LATE_ INT_MASK	ASP_EARLY_ INT_MASK	ASP_ NOLRCK_INT_ MASK		_	
Default	1	1	1	1	1	1	1	1

Bits	Name	Description
7	ASP_OVFL_ INT_MASK	ASP_OVFL_INT mask. 0 Unmasked 1 (Default) Masked
6	ASP_ ERROR_INT_ MASK	ASP_ERROR_INT mask. 0 Unmasked 1 (Default) Masked
5	ASP_LATE_ INT_MASK	ASP_LATE_INT mask. 0 Unmasked 1 (Default) Masked
4	ASP_EARLY_ INT_MASK	ASP_EARLY_INT mask. 0 Unmasked 1 (Default) Masked
3	ASP_ NOLRCK_ INT_MASK	ASP_NOLRCK_INT mask. 0 Unmasked 1 (Default) Masked
2:0	_	Reserved

7.6.8 Interrupt Mask 3

Address 0xF0012

R/W	7	6	5	4	3	2	1	0
	XSP_OVFL_ INT_MASK	XSP_ERROR_ INT_MASK	XSP_LATE_ INT_MASK	XSP_EARLY_ INT_MASK	XSP_ NOLRCK_INT_ MASK		_	
Default	1	1	1	1	1	0	0	0

Bits	Name	Description
7	XSP_OVFL_ INT_MASK	XSP_OVFL_INT mask. 0 Unmasked 1 (Default) Masked



Bits	Name	Description
6	XSP_ ERROR_INT_ MASK	XSP_ERROR_INT mask. 0 Unmasked 1 (Default) Masked
5	XSP_LATE_ INT_MASK	XSP_LATE_INT mask. 0 Unmasked 1 (Default) Masked
4	XSP_EARLY_ INT_MASK	XSP_EARLY_INT mask. 0 Unmasked 1 (Default) Masked
3	XSP_ NOLRCK_ INT_MASK	XSP_NOLRCK_INT mask. 0 Unmasked 1 (Default) Masked
2:0	_	Reserved

7.6.9 Interrupt Mask 4

Address	0xF	00	1:
---------	-----	----	----

R/W	7	6	5	4	3	2	1	0
	HPLOAD_NO_ DC_INT_MASK	HPLOAD_ UNPLUG_INT_ MASK	HPLOAD_ HPON_INT_ MASK	HPLOAD_ OOR_INT_ MASK	HPLOAD_AC_ DONE_INT_ MASK	HPLOAD_DC_ DONE_INT_ MASK	HPLOAD_ OFF_INT_ MASK	HPLOAD_ON_ INT_MASK
Default	1	1	1	1	1	1	1	1

Bits	Name	Description
7	HPLOAD_ NO_DC_INT_ MASK	HPLOAD_NO_DC_INT mask. 0 Unmasked 1 (Default) Masked
6	HPLOAD_ UNPLUG_ INT_MASK	HPLOAD_UNPLUG_INT mask. 0 Unmasked 1 (Default) Masked
5	HPLOAD_ HPON_INT_ MASK	HPLOAD_HPON_INT mask. 0 Unmasked 1 (Default) Masked
4	HPLOAD_ OOR_INT_ MASK	HPLOAD_OOR_INT mask. 0 Unmasked 1 (Default) Masked
3	HPLOAD_AC_ DONE_INT_ MASK	HPLOAD_AC_DONE_INT mask. 0 Unmasked 1 (Default) Masked
2	HPLOAD_ DC_DONE_ INT_MASK	HPLOAD_DC_DONE_INT mask. 0 Unmasked 1 (Default) Masked
1	HPLOAD_ OFF_INT_ MASK	HPLOAD_OFF_INT mask. 0 Unmasked 1 (Default) Masked
0	HPLOAD_ ON_INT_ MASK	HPLOAD_ON_INT mask. 0 Unmasked 1 (Default) Masked

7.6.10 Interrupt Mask 5

Address 0xF0014

R/W	7	6	5	4	3	2	1	0
	DSD_STUCK_ INT_MASK	DSD_INVAL_ A_INT_MASK	DSD_INVAL_ B_INT_MASK	DSD_ SILENCE_A_ INT_MASK	DSD_ SILENCE_B_ INT_MASK	DSD_RATE_ ERROR_INT_ MASK	DOP_MRK_ DET_INT_ MASK	DOP_ON_INT_ MASK
Default	1	1	1	1	1	1	1	1

Bits	Name	Description
7	DSD_STUCK_ INT_MASK	DSD_STUCK_INT mask. 0 Unmasked 1 (Default) Masked



B:1-	M	Para della
Bits	Name	Description
6	DSD_INVAL_	DSD_INVAL_A_INT mask.
	A_INT_MASK	0 Unmasked
		1 (Default) Masked
5	DSD_INVAL_	DSD_INVAL_B_INT mask.
	B_INT_MASK	0 Unmasked
		1 (Default) Masked
4	DSD_	DSD_SILENCE_A_INT mask.
	SILENCE_A_	0 Unmasked
	INT_MASK	1 (Default) Masked
3	DSD_	DSD_SILENCE_B_INT mask.
	SILENCE_B_	0 Unmasked
	INT_MASK	1 (Default) Masked
2	DSD_RATE_	DSD_RATE_ERROR_INT mask.
	ERROR_INT_	0 Unmasked
	MASK	1 (Default) Masked
1	DOP_MRK_	DOP_MRK_DET_INT mask.
	DET_INT_	0 Unmasked
	MASK	1 (Default) Masked
0	DOP_ON_	DOP_ON_INT mask.
	INT_MASK	0 Unmasked
		1 (Default) Masked

7.6.11 ASP Master Mode Slew Rate Control

Address 0x10 0000

R/W	7	6	5	4	3	2	1	0
		_	-		SCLK1_SI	_EW_RATE	_	_
Default	0	0	1	0	1	0	1	0

Bits	Name	Description
7:4	_	Reserved
3:2	SCLK1_ SLEW_RATE	SCLK1 slew rate control. 00 Reserved 01 Recommended drive strength for clock rate higher than 12.288 MHz 10 (Default) Recommended drive strength for clock rate 12.288 MHz or lower. 11 Reserved
1:0	_	Reserved

7.6.12 XSP Master Mode Slew Rate Control

Address 0x10 0001

R/W	7	6	5	4	3	2	1	0
		_	-		DSDCLK_SCL	K2_SLEW_RATE	_	_
Default	0	0	1	0	1	0	1	0

Bits	Name	Description		
7:4	_	Reserved		
3:2	DSDCLK_ SCLK2_ SLEW_RATE	DSDCLK/SCLK2 slew rate control. 00 Reserved 01 Recommended drive strength for clock rate higher than 12.288 MHz 10 (Default) Recommended drive strength for clock rate 12.288 MHz or lower. 11 Reserved		
1:0	_	Reserved		



8 PCB Layout Considerations

The following sections provide general guidelines for PCB layout to ensure the best performance of the CS43131.

8.1 Power Supply

As with any high-resolution converter, the CS43131 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. Fig. 2-1 shows the recommended power arrangements with VA and VCP connected to independent clean supplies. VL and VD, which power the digital circuitry, may be run from the shared system logic supply.

8.2 Grounding

Note the following:

- Extensive use of power and ground planes, ground-plane fill in unused areas, and surface-mount decoupling capacitors are recommended.
- Decoupling capacitors must be as close as possible to the CS43131 pins.
- To minimize inductance effects, the low-value ceramic capacitor must be closest to the pin and mounted on the same side of the board as the CS43131.
- To avoid unwanted coupling into the modulators, all signals, especially clocks, must be isolated from the FILT+ and FILT- pins.
- The FILT+ capacitors must be positioned to minimize the electrical path from the pin to VA.
- The FILT

 capacitors must be positioned to minimize the electrical path from the pin to –VA.
- The VCP_FILT+ and VCP_FILT- capacitors must be positioned to minimize the electrical path from each respective pin to GNDCP.

8.3 HPREFA and HPREFB Routing

For best interchannel isolation performance, HPREFA and HPREFB must be routed independently to the headphone connector reference pin. The HPREFA and HPREFB are electrically connected to system's ground plane through via at the headphone connector ground pin. Fig. 2-1 illustrates the recommended arrangements.

For interfacing the HPREFA and HPREFB pins with an IC that performs alternate pinout headset detect functions, both signals must be routed independently to the CS43131's ground pin connecting the detected headset ground pole. Follow the recommended grounding scheme of the CS43131.

8.4 QFN Thermal Pad

The CS43131 comes in a compact QFN package, the underside of which reveals a large metal pad that serves as a thermal relief to provide maximum heat dissipation. This pad must mate with a matching copper pad on the PCB and must be electrically connected to ground. A series of vias must be used to connect this copper pad to one or more larger ground planes on other PCB layers. For best performance in split-ground systems, connect this thermal pad to GNDA.



9 Performance Plots

9.1 Digital Filter Response

9.1.1 Combined Filter Response—Single Speed (Fs = 32 kHz, Slow Roll-Off)




Figure 9-5. Step Response—Linear Phase Figure 9-6. Step Response—Minimum Phase



Combined Filter Response—Single Speed (Fs = 32 kHz, Fast Roll-Off) 9.1.2




Figure 9-11. Step Response—Linear Phase

Figure 9-12. Step Response—Minimum Phase



9.1.3 Combined Filter Response—Single Speed (Fs = 44.1 and 48 kHz, Slow Roll-Off)




Figure 9-17. Step Response—Linear Phase Figure 9-18. Step Response—Minimum Phase



Combined Filter Response—Single Speed (Fs = 44.1 and 48 kHz, Fast Roll-Off) 9.1.4




Figure 9-23. Step Response—Linear Phase

Figure 9-24. Step Response—Minimum Phase

9.1.5 Combined Filter Response—Double Speed (Slow Roll-Off)




Figure 9-29. Step Response—Linear Phase Figure 9-30. Step Response—Minimum Phase

9.1.6 Combined Filter Response—Double Speed (Fast Roll-Off)




Figure 9-35. Step Response—Linear Phase Figure 9-36. Step Response—Minimum Phase

9.1.7 Combined Filter Response—Quad Speed (Slow Roll-Off)




Figure 9-41. Step Response—Linear Phase Figure 9-42. Step Response—Minimum Phase



Combined Filter Response—Quad Speed (Fast Roll-Off) 9.1.8





Figure 9-47. Step Response—Linear Phase

Figure 9-48. Step Response—Minimum Phase




9.1.9 Combined Filter Response—Octuple Speed




9.1.10 Combined Filter Response—Single Speed (NOS = 1)

Note: 44.1 kHz and 48 kHz only.



DS1155F1 149









Figure 9-55. Impulse Response

Figure 9-56. Step Response

9.1.11 Combined Filter Response—Double Speed (NOS = 1)







Figure 9-57. Passband Ripple

Figure 9-58. Stopband Attenuation






Figure 9-59. Impulse Response

Figure 9-60. Step Response



9.1.12 Combined Filter Response—Quad Speed (NOS = 1)




Figure 9-63. Impulse Response

Figure 9-64. Step Response

9.1.13 Combined Filter Response—Wideband Flatness Mode






Figure 9-65. Magnitude Response

9.1.14 Combined Filter Response—DSD



10 20 50 60 Time (µs) Figure 9-68. Impulse Response



600

800

Frequency (kHz)

1000

1200

1400

Figure 9-69. Step Response

Highpass Filter and Deemphasis

0.6

0.4

0.2

0 -0.2

0




Figure 9-70. Highpass Filter for PCM and DSD Paths




Figure 9-71. Deemphasis



10 Package Dimensions

10.1 40-Pin QFN Package Dimensions




Figure 10-1. 40-Pin QFN Package Drawing

Table 10-1. 40-Pin QFN Package Dimensions


Description		Dim	Millimeters				
		Dilli	Minimum	Nominal	Maximum		
Total thickness		Α	0.7	0.8			
Stand off		A1	0	0.05			
Mold thickness		A2	— 0.55 —				
L/F thickness		A3	0.203 REF				
Lead width		b	0.15	0.15 0.2			
Body size	Х	D	5 BSC				
	Y E 5 BSC						
Lead pitch		е	0.4 BSC				
EP size	Х	J	3.4 3.5 3.6				
	Υ	K	3.4	3.5	3.6		
Lead length		L	0.35	0.4	0.45		
Package edge tolerance		aaa	0.1				
Mold flatness		bbb	0.1				
Coplanarity		CCC	0.08				
Lead offset		ddd	0.1				
Exposed pad offset		eee	0.1				
Materi							

Notes:

- Dimensioning and tolerances per ASME Y 14.5M–1995.
- · X/Y Dimensions are estimates.
- The Ball 1 location indicator shown above is for illustration purposes only and may not be to scale.
- Dimensioning and tolerances per ASME Y 14.5M-1994.
- Dimension "b" applies to the solder sphere diameter and is measured at the midpoint between the package body and the seating plane.



10.2 42-Ball WLCSP Package Dimensions



Dimension	Millimeters					
Dimension	Minimum	Nominal	Maximum			
А	0.461	0.491	0.521			
A1	0.175	0.19	0.205			
A2	0.264	0.279	0.294			
A3	REF	0.022	REF			
b	0.24	0.27	0.3			
С	0.3658	0.3908	0.4158			
d	0.3286	0.3536	0.3786			
e	BSC	0.4	BSC			
М	BSC	2	BSC			
N	BSC	2.4	BSC			
Х	2.6822	2.7072	2.7322			
Υ	3.1566	3.1816	3.2066			
ddd=0.015						

Notes: Controlling dimension is millimeters.

Dimensioning and tolerances per ASME Y 14.5-2009. The Ball A1 position indicator is for illustration purposes only and may not be to scale. Dimension "b" applies to the solder sphere diameter and is measured at the maximum solder sphere diameter, parallel to primary Datum C.



11 Thermal Characteristics

Table 11-1. Typical JEDEC Four-Layer, 2s2p Board Thermal Characteristics

Parameter	Symbol	WLCSP	QFN	Units
Junction-to-ambient thermal resistance	$\theta_{\sf JA}$	42.3	32.7	°C/W
Junction-to-board thermal resistance	θЈВ	11.1	8.8	°C/W
Junction-to-case thermal resistance	θЈС	0.22	0.92	°C/W
Junction-to-board thermal-characterization parameter	Ψ_{JB}	11.0	8.8	°C/W
Junction-to-package-top thermal-characterization parameter	Ψ_{JT}	0.09	0.23	°C/W

Notes:

- Natural convection at the maximum recommended operating temperature T_A (see Table 3-2)
- Four-layer, 2s2p PCB as specified by JESD51-9 and JESD51-11; dimensions: 101.5 x 114.5 x 1.6 mm
- Thermal parameters as defined by JESD51-12

12 Ordering Information

Table 12-1. Ordering Information ¹

Product	Description	Package	RoHS Compliant	Grade	Temperature Range	Container	Order Number
CS43131	,	42-ball WLCSP	Yes	Commercial	–10°C to +70°C	Tape and Reel	CS43131-CWZR
	High-Performance DAC with	TO PILL ON IN	Yes	Commercial	-10°C to +70°C	Tray	CS43131-CNZ
	Integrated Headphone Driver and Impedance Detection					Tape and Reel	CS43131-CNZR

^{1.} The Revision ID fields in Section 7.1.4, "Revision ID," list the alpha (AREVID) and metal (MTLREVID) revisions.

13 References

NXP Semiconductors, The I²C-Bus Specification and User Manual (UM10204). http://www.nxp.com/

14 Revision History

Table 14-1. Revision History

Revision	Changes
F1	Initial release
OCT '17	

Important: Please check with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.



Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Cirrus Logic products. Use of Cirrus Logic products may entail a choice between many different modes of operation, some or all of which may require action by the user, and some or all of which may be optional. Nothing in these materials should be interpreted as instructions or suggestions to choose one mode over another. Likewise, description of a single mode should not be interpreted as a suggestion that other modes should not be used or that they would not be suitable for operation. Features and operations described herein are for illustrative purposes only.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic and by furnishing this information, Cirrus Logic grants no license, express or implied, under any patents, mask work rights, copyrights, trade secrets or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

DSD and DSD Direct Stream Digital are registered trademarks of Sony Kabushiki TA Sony Corporation.

Copyright © 2015–2017 Cirrus Logic, Inc. All rights reserved.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Audio D/A Converter ICs category:

Click to view products by Cirrus manufacturer:

Other Similar products are found below:

AD1933WBSTZ WM8918CGEFLV WM8523GEDTR WM8725CGED CS4364-CQZ PCM1789TPWRQ1 MAX9850ETI+T
WM8742GEDS/V WM8523GEDT/R PCM5252RHBT PCM2706CPJTR TLV320DAC32IRHBR PCM2706PJTR PCM5122PWR
PCM5242RHBR 6PAIC3109TRHBRQ1 CS4361-CZZ AD1851RZ AD1851RZ-J AD1851RZ-REEL7 AD1856RZ AD1866RZ
AD1955ARSZ AD1955ARSZRL ADAU1962AWBSTZ ADAU1966AWBSTZ ADAU1966AWBSTZ-RL CS43131-CWZR CS43198-CNZR
CS4341A-KSZ CS4365-DQZ WM9081GICN/V WM8741GEDS/RV WM8766GEDS/V CS4334-DSZ CS4334-KSZ CS4335-KSZ CS4344CZZ CS4344-DZZ CS4345-CZZ CS4345-CZZR CS4345-DZZ CS4349-CZZ CS4349-DZZ CS4350-CZZ CS4350-DZZ CS4354-CSZ
CS4362A-CQZ CS4365-CQZ CS4382A-CQZ