### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## 32

# SH7619 Group

Hardware Manual

Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7619 Series

> SH7619 R4S76190 R4S76191

Rev. 6.00 Jul. 15, 2009 Page ii of xxxviii



- document, please confirm the latest product information with a Renesas sales office. Also, please pay and careful attention to additional and different information to be disclosed by Renesas such as that distance through our website. (http://www.renesas.com)
- through our website. (http://www.renesas.com)
  5. Renesas has used reasonable care in compiling the information included in this document, but Renesa assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the info included in this document.
  6. When using or otherwise relying on the information in this document, you should evaluate the informat
- light of the total system before deciding about the applicability of such information to the intended application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.

  7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas
  - products are not designed, manufactured or tested for applications or otherwise in systems the failure malfunction of which may cause a direct threat to human life or create a risk of human injury or which respecially high quality and reliability such as safety systems, or equipment or systems for transportation traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea community transmission. If you are considering the use of our products for such purposes, please contact a Renessales office beforehand. Renessas shall have no liability for damages arising out of the uses set forth at a Notwithstanding the preceding paragraph, you shall not use Renessa products for the purposes listed.
    - transmission. If you are considering the use of our products for such purposes, please contact a Renes sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth at 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes liste (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life

damages arising out of the use of Renesas products beyond such specified ranges.

products. Renesas shall have no liability for damages arising out of such detachment.

document, Renesas semiconductor products, or if you have any other inquiries.

You should use the products described herein within the range specified by Renesas, especially with reto the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfun

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specharacteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical in injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final product.

11. In case Renesas products listed in this document are detached from the products to which the Renesa products are attached or affixed, the risk of accident such as swallowing by infants and small children i high. You should implement safety measures so that Renesas products may not be easily detached from the products of the products of the product of the pr

12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior writ

13. Please contact a Renesas sales office if you have any questions regarding the information contained in

(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life
Renesas shall have no liability for damages arising out of the uses set forth in the above and purchase elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless F Technology Corp., its affiliated companies and their officers, directors, and employees against any and damages arising out of such applications.

system manufactured by you.

approval from Renesas.

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag

are in their open states, intermediate levels are induced by noise in the vicinity, a through current flows internally, and a malfunction may occur.

#### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout

chip and a low level is input on the reset pin. During the period where the states a undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI impafter the power supply has been turned on.

### 4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses is pronibited.

The undefined or reserved addresses may be used to expand functions, or test reg may have been be allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.



- CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to t module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Ex includes notes in relation to the descriptions given, and usage notes are given, as require final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier ve This does not include all of the revised contents. For details, see the actual locations in t

11. Index

manual.



Rev. 6.00 Jul. 15, 2009 Pag

characteristics of the SH7619 to the target users. Refer to the SH-1/SH-2/SH-DSP Software Manual for a detailed descript

instruction set.

#### Notes on reading this manual:

• In order to understand the overall functions of the chip

Read the manual according to the contents. This manual can be roughly categorized in on the CPU, system control functions, peripheral functions and electrical characteristic

In order to understand the details of the CPU's functions

Read the SH-1/SH-2/SH-DSP Software Manual.

In order to understand the details of a register when its name is known

The addresses, bits, and initial values of the registers are summarized in section 24, L

Related Manuals:

Registers. Examples: Register name:

The following notation is used for cases when the similar function, e.g. 16-bit timer pulse unit or ser

communication interface, is implemented on more channel:

XXX\_N (XXX is the register name and N is the c number)

Bit order: The MSB is on the left and the LSB is on the right

Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal

Signal notation: An overbar is added to a low-active signal: xxxx

http://www.renesas.com/

The latest versions of all related manuals are available from our wel Please ensure you have the latest versions of all documents you requ

Rev. 6.00 Jul. 15, 2009 Page vi of xxxviii



Elinage Editor Oder 5 Mariaar	
SuperH <sup>™</sup> RISC engine High-performance Embedded Workshop 3 User's Manual	REJ10B0025
SuperH RISC engine High-Performance Embedded Workshop 3 Tutorial	REJ10B0023
Application note:	
Document Title	Document No

**Document Title** 

SuperH RISC engine C/C++ Compiler Package Application Note	REJ05B0463



Rev. 6.00 Jul. 15, 2009 Page

All trademarks and registered trademarks are the property of their respective owners.

Rev. 6.00 Jul. 15, 2009 Page viii of xxxviii



	2.2.3	System Pagistars
	2.2.3	System Registers
2.3		Initial Values of Registers
2.3		ormats
	2.3.1	Register Data Format
	2.3.2	Memory Data Formats
	2.3.3	Immediate Data Formats
2.4		s of Instructions
	2.4.1	RISC Type
	2.4.2	Addressing Modes
	2.4.3	Instruction Formats
2.5	Instruct	ion Set
	2.5.1	Instruction Set by Type
2.6	Process	ing States
	2.6.1	State Transition
Sect	ion 3 C	Cache
3.1	Feature	S
	3.1.1	Cache Structure
	3.1.2	Divided Areas and Cache
3.2	Registe	r Descriptions
	3.2.1	Cache Control Register 1 (CCR1)
3.3	Operati	on
	3.3.1	Searching Cache
	3.3.2	Read Access
	3.3.3	Write Access
		Rev. 6.00 Jul. 15, 2009 Pag
		RENESAS

Features.....

Register Configuration....

General Registers (Rn).....

Control Registers

2.1

2.2

2.2.1

2.2.2

	5.1.3	Exception Handling Vector Table
5.2	Resets	
	5.2.1	Types of Resets
	5.2.2	Power-On Reset
	5.2.3	H-UDI Reset
5.3	Address	Errors
	5.3.1	Address Error Sources
	5.3.2	Address Error Exception Source
5.4	Interrupt	S
	5.4.1	Interrupt Sources
	5.4.2	Interrupt Priority
	5.4.3	Interrupt Exception Handling
5.5	Exceptio	ns Triggered by Instructions
	5.5.1	Types of Exceptions Triggered by Instructions
	5.5.2	Trap Instructions
	5.5.3	Illegal Slot Instructions
	5.5.4	General Illegal Instructions
5.6	Cases wh	nen Exceptions are Accepted

Section 5 Exception Handling.....

Overview .....

Types of Exception Handling and Priority .....

Exception Handling Operations.....



Value of Stack Pointer (SP).....

Value of Vector Base Register (VBR).....

Address Errors Caused by Stacking for Address Error Exception Handle

Notes on Slot Illegal Instruction Exception Handling .....

Stack States after Exception Handling Ends.....

Usage Notes....

5.1

5.7

5.8

5.8.1

5.8.2

5.8.3

5.8.4

5.1.1 5.1.2

	6.6.1	Interrupt Sequence
	6.6.2	Stack after Interrupt Exception Handling
6.7	Interrupt	Response Time
Section	on 7 Bu	s State Controller (BSC)
7.1	Features	
7.2	Input/Ou	tput Pins
7.3	Area Ove	erview
	7.3.1	Area Division
	7.3.2	Shadow Area
	7.3.3	Address Map
	7.3.4	Area 0 Memory Type and Memory Bus Width
	7.3.5	Data Alignment
7.4	Register	Descriptions
	7.4.1	Common Control Register (CMNCR)
	7.4.2	CSn Space Bus Control Register (CSnBCR) $(n = 0, 2, 3, 4, 5B, 6B)$
	7.4.3	CSn Space Wait Control Register (CSnWCR) (n = 0, 3, 4, 5B, 6B)
	7.4.4	SDRAM Control Register (SDCR)
	7.4.5	Refresh Timer Control/Status Register (RTCSR)
	7.4.6	Refresh Timer Counter (RTCNT)
	7.4.7	Refresh Time Constant Register (RTCOR)
7.5	Operatio	n
	7.5.1	Endian/Access Size and Data Alignment
	7.5.2	Normal Space Interface
	7.5.3	Access Wait Control
	, 10 10	
		D 0.00 Jul 45 0000 D
		Rev. 6.00 Jul. 15, 2009 Pag
		I/CIIC3/13

User Break Interrupt .....

H-UDI Interrupt

Interrupt Exception Handling Vector Table.....

Interrupt Operation .....

6.4.3

6.4.4

6.5

6.6

	8.5.3	Changing Clock Operating Mode
8.6	Notes of	on Board Design
Secti	ion 9 N	Watchdog Timer (WDT)
9.1		es
9.2		er Descriptions
9.4	9.2.1	Watchdog Timer Counter (WTCNT)
	9.2.2	
	9.2.3	Notes on Register Access
9.3	WDT (	Operation
	9.3.1	Canceling Software Standbys
	9.3.2	Changing Frequency
	9.3.3	Using Watchdog Timer Mode
	9.3.4	Using Interval Timer Mode
9.4	Usage !	Notes
Secti		Power-Down Modes
10.1	Feature	es
	10.1.1	Types of Power-Down Modes
10.2	Input/C	Output Pins
10.3	Registe	er Descriptions

Register Descriptions

Changing Frequency.....

Usage Notes.....

Changing Multiplication Ratio

Changing Division Ratio

Standby Control Register (STBCR).....

RENESAS

8.4

8.5

8.4.1

8.4.2 8.4.3

8.5.1

8.5.2

10.3.1

Rev. 6.00 Jul. 15, 2009 Page xii of xxxviii

	10.6.2	Canceling Module Standby Function
Secti	on 11 I	Ethernet Controller (EtherC)
11.1		
11.2		utput Pins
11.3		Description
11.5	11.3.1	EtherC Mode Register (ECMR)
	11.3.2	EtherC Status Register (ECSR)
	11.3.3	EtherC Interrupt Permission Register (ECSIPR)
	11.3.4	PHY Interface Register (PIR)
	11.3.5	MAC Address High Register (MAHR)
	11.3.6	MAC Address Low Register (MALR)
	11.3.7	Receive Frame Length Register (RFLR)
	11.3.8	PHY Status Register (PSR)
	11.3.9	Transmit Retry Over Counter Register (TROCR)
	11.3.10	Delayed Collision Detect Counter Register (CDCR)
	11.3.11	Lost Carrier Counter Register (LCCR)
	11.3.12	Carrier Not Detect Counter Register (CNDCR)
	11.3.13	CRC Error Frame Counter Register (CEFCR)
	11.3.14	Frame Receive Error Counter Register (FRECR)
	11.3.15	Too-Short Frame Receive Counter Register (TSFRCR)
	11.5.15	100-Short Frame Receive Counter Register (151 RCR)

11.3.16 11.3.17

11.3.18 11.3.19

11.3.20 11.3.21

11.3.22

11.4

Samaalina Madala Chandlas Esmatian

RENESAS

Operation .....

Too-Long Frame Receive Counter Register (TLFRCR).....

Manual PAUSE Frame Set Register (MPR).....

PAUSE Frame Retransfer Count Set Register (TPAUSER).....

		()	E-DMAC)
1	2.1	Features.	
1	2.2	Register	Descriptions
		12.2.1	E-DMAC Mode Register (EDMR)
		12.2.2	E-DMAC Transmit Request Register (EDTRR)
		12.2.3	E-DMAC Receive Request Register (EDRRR)
		12.2.4	Transmit Descriptor List Address Register (TDLAR)
		12.2.5	Receive Descriptor List Address Register (RDLAR)
		12.2.6	EtherC/E-DMAC Status Register (EESR)
		12.2.7	EtherC/E-DMAC Status Interrupt Permission Register (EESIPR)
		12.2.8	Transmit/Receive Status Copy Enable Register (TRSCER)
		12.2.9	Receive Missed-Frame Counter Register (RMFCR)
		12.2.10	Transmit FIFO Threshold Register (TFTR)
		12.2.11	FIFO Depth Register (FDR)
		12.2.12	Receiving Method Control Register (RMCR)
		12.2.13	E-DMAC Operation Control Register (EDOCR)
		12.2.14	Receiving-Buffer Write Address Register (RBWAR)
		12.2.15	Receiving-Descriptor Fetch Address Register (RDFAR)
		12.2.16	Transmission-Buffer Read Address Register (TBRAR)
		12.2.17	Transmission-Descriptor Fetch Address Register (TDFAR)
		12.2.18	Flow Control FIFO Threshold Register (FCFTR)
		12.2.19	Transmit Interrupt Register (TRIMD)
1	2.3	Operation	n
		12.3.1	Descriptor List and Data Buffers
		12.3.2	Transmission
		12.3.3	Reception
		12.3.4	Multi-Buffer Frame Transmit/Receive Processing

Usage Notes....

RENESAS

Usage Notes on SH-Ether EtherC/E-DMAC Status Register (EESR).....

12.4

Rev. 6.00 Jul. 15, 2009 Page xiv of xxxviii

13.4.2 DMA Transfer Requests  13.4.3 Channel Priority
13.4.4 DMA Transfer Types
13.4.5 Number of Bus Cycle States and DREQ Pin Sampling Timing  13.5 Usage Notes  13.5.1 Notes on DACK Pin Output  13.5.2 Notes On DREQ Sampling When DACK is Divided in Externa 13.5.3 Other Notes  Section 14 Compare Match Timer (CMT)  14.1 Features  14.2 Register Descriptions  14.2.1 Compare Match Timer Start Register (CMSTR)  14.2.2 Compare Match Timer Control/Status Register (CMCSR)  14.2.3 Compare Match Counter (CMCNT)  14.2.4 Compare Match Constant Register (CMCOR)  14.3 Operation  14.3.1 Interval Count Operation  14.3.2 CMCNT Count Timing  14.4.1 Interrupts  14.4.1 Interrupt Sources  14.4.2 Timing of Setting Compare Match Flag  14.4.3 Timing of Clearing Compare Match Flag
13.5 Usage Notes  13.5.1 Notes on DACK Pin Output  13.5.2 Notes On DREQ Sampling When DACK is Divided in Externa 13.5.3 Other Notes  Section 14 Compare Match Timer (CMT)  14.1 Features  14.2 Register Descriptions  14.2.1 Compare Match Timer Start Register (CMSTR)  14.2.2 Compare Match Timer Control/Status Register (CMCSR)  14.2.3 Compare Match Counter (CMCNT)  14.2.4 Compare Match Constant Register (CMCOR)  14.3 Operation  14.3.1 Interval Count Operation  14.3.2 CMCNT Count Timing  14.4 Interrupts  14.4.1 Interrupt Sources  14.4.2 Timing of Setting Compare Match Flag  14.4.3 Timing of Clearing Compare Match Flag
13.5.1 Notes on DACK Pin Output  13.5.2 Notes On DREQ Sampling When DACK is Divided in Externa 13.5.3 Other Notes
13.5.2 Notes On DREQ Sampling When DACK is Divided in Externa 13.5.3 Other Notes  Section 14 Compare Match Timer (CMT)  14.1 Features  14.2 Register Descriptions  14.2.1 Compare Match Timer Start Register (CMSTR)  14.2.2 Compare Match Timer Control/Status Register (CMCSR)  14.2.3 Compare Match Counter (CMCNT)  14.2.4 Compare Match Constant Register (CMCOR)  14.3 Operation  14.3.1 Interval Count Operation  14.3.2 CMCNT Count Timing  14.4 Interrupts  14.4.1 Interrupt Sources  14.4.2 Timing of Setting Compare Match Flag  14.4.3 Timing of Clearing Compare Match Flag
Section 14 Compare Match Timer (CMT)  14.1 Features
Section 14 Compare Match Timer (CMT)  14.1 Features  14.2 Register Descriptions  14.2.1 Compare Match Timer Start Register (CMSTR)  14.2.2 Compare Match Timer Control/Status Register (CMCSR)  14.2.3 Compare Match Counter (CMCNT)  14.2.4 Compare Match Constant Register (CMCOR)  14.3 Operation  14.3.1 Interval Count Operation  14.3.2 CMCNT Count Timing  14.4 Interrupts  14.4.1 Interrupt Sources  14.4.2 Timing of Setting Compare Match Flag  14.4.3 Timing of Clearing Compare Match Flag
14.1 Features
14.1 Features
14.2 Register Descriptions
14.2.1 Compare Match Timer Start Register (CMSTR)
14.2.2 Compare Match Timer Control/Status Register (CMCSR)  14.2.3 Compare Match Counter (CMCNT)  14.2.4 Compare Match Constant Register (CMCOR)  14.3 Operation  14.3.1 Interval Count Operation  14.3.2 CMCNT Count Timing  14.4 Interrupts  14.4.1 Interrupt Sources  14.4.2 Timing of Setting Compare Match Flag  14.4.3 Timing of Clearing Compare Match Flag
14.2.3 Compare Match Counter (CMCNT)  14.2.4 Compare Match Constant Register (CMCOR)  14.3 Operation  14.3.1 Interval Count Operation  14.3.2 CMCNT Count Timing  14.4 Interrupts  14.4.1 Interrupt Sources  14.4.2 Timing of Setting Compare Match Flag  14.4.3 Timing of Clearing Compare Match Flag
14.2.4 Compare Match Constant Register (CMCOR)  14.3 Operation  14.3.1 Interval Count Operation  14.3.2 CMCNT Count Timing  14.4 Interrupts  14.4.1 Interrupt Sources  14.4.2 Timing of Setting Compare Match Flag  14.4.3 Timing of Clearing Compare Match Flag
14.3 Operation  14.3.1 Interval Count Operation  14.3.2 CMCNT Count Timing  14.4 Interrupts  14.4.1 Interrupt Sources  14.4.2 Timing of Setting Compare Match Flag  14.4.3 Timing of Clearing Compare Match Flag
14.3.1 Interval Count Operation 14.3.2 CMCNT Count Timing  14.4 Interrupts 14.4.1 Interrupt Sources 14.4.2 Timing of Setting Compare Match Flag 14.4.3 Timing of Clearing Compare Match Flag
14.3.2 CMCNT Count Timing
14.4.1 Interrupt Sources
14.4.2 Timing of Setting Compare Match Flag
14.4.2 Timing of Setting Compare Match Flag
14.5 Usage Notes
17.5 Usage Mucs
14.5.1 Conflict between Write and Compare-Match Processes of CMC
14.5.2 Conflict between Word-Write and Count-Up Processes of CMC
Rev. 6.00 Jul. 15, 200
I (CINC 2\172

DMA Extended Resource Selectors 0 and 1 (DMARS0 and DMARS1

DMA Transfer Flow

Operation .....

13.3.6

13.4.1

13.4

15.4	Operation	on
	15.4.1	Overview
	15.4.2	Operation in Asynchronous Mode
	15.4.3	Synchronous Mode
15.5	SCIF Int	terrupts
15.6		ort Register (SCSPTR) and SCIF Pins
15.7		lotes
Secti	on 16	Serial I/O with FIFO (SIOF)
16.1		5
16.2	Input/O	utput Pins
16.3		Descriptions
	16.3.1	Mode Register (SIMDR)
	16.3.2	Control Register (SICTR)
	16.3.3	Transmit Data Register (SITDR)
	16.3.4	Receive Data Register (SIRDR)
	16.3.5	Transmit Control Data Register (SITCR)
	16.3.6	Receive Control Data Register (SIRCR)
	16.3.7	Status Register (SISTR)

15.3.3 15.3.4

15.3.5

15.3.6 15.3.7

15.3.8

15.3.9

15.3.10

15.3.11

15.3.12

Transmit Shift Register (SCTSR).....

Transmit FIFO Data Register (SCFTDR).....

Serial Mode Register (SCSMR)..... Serial Control Register (SCSCR).....

Serial Status Register (SCFSR) Bit Rate Register (SCBRR)

FIFO Control Register (SCFCR)

FIFO Data Count Register (SCFDR).....

Serial Port Register (SCSPTR).....

Line Status Register (SCLSR).....

17.4	Parallel Access  17.3.1 Operation  17.3.2 Connection Method  Register Descriptions  17.4.1 HIF Index Register (HIFIDX)  17.4.2 HIF General Status Register (HIFGSR)  17.4.3 HIF Status/Control Register (HIFSCR)  17.4.4 HIF Memory Control Register (HIFMCR)  17.4.5 HIF Internal Interrupt Control Register (HIFICR)  17.4.6 HIF External Interrupt Control Register (HIFEICR)  17.4.7 HIF Address Register (HIFADR)
17.4	17.3.2 Connection Method
17.4	Register Descriptions
	17.4.1 HIF Index Register (HIFIDX)
	17.4.2 HIF General Status Register (HIFGSR)
-	<ul> <li>17.4.3 HIF Status/Control Register (HIFSCR)</li> <li>17.4.4 HIF Memory Control Register (HIFMCR)</li> <li>17.4.5 HIF Internal Interrupt Control Register (HIFIICR)</li> <li>17.4.6 HIF External Interrupt Control Register (HIFEICR)</li> </ul>
-	<ul> <li>17.4.4 HIF Memory Control Register (HIFMCR)</li> <li>17.4.5 HIF Internal Interrupt Control Register (HIFIICR)</li> <li>17.4.6 HIF External Interrupt Control Register (HIFEICR)</li> </ul>
-	<ul> <li>17.4.5 HIF Internal Interrupt Control Register (HIFIICR)</li> <li>17.4.6 HIF External Interrupt Control Register (HIFEICR)</li> </ul>
-	17.4.6 HIF External Interrupt Control Register (HIFEICR)
	17.4.7 HIE Address Pagister (HIEADD)
4	17.4.7 HIF Addless Register (HIFADK)
	17.4.8 HIF Data Register (HIFDATA)
	17.4.9 HIF Boot Control Register (HIFBCR)
	17.4.10 HIFDREQ Trigger Register (HIFDTR)
	17.4.11 HIF Bank Interrupt Control Register (HIFBICR)
17.5	Memory Map
17.6	Interface (Basic)
17.7	Interface (Details)

16.4.4 16.4.5

16.4.6

16.4.7

16.4.8

16.4.9

16.4.10

Register Allocation of Transfer Data

Control Data Interface....

FIFO.....

Transmit and Receive Procedures.....

Interrupts.....

	18.1.4	Port B Control Register L1 and L2 (PBCRL1 and PBCRL2)
	18.1.5	Port C IO Register H and L (PCIORH and PCIORL)
	18.1.6	Port C Control Register H2, L1, and L2
		(PCCRH2, PCCRL1, and PCCRL2)
	18.1.7	Port D IO Register L (PDIORL)
	18.1.8	Port D Control Register L2 (PDCRL2)
	18.1.9	Port E IO Register H and L (PEIORH and PEIORL)
	18.1.10	Port E Control Register H1, H2, L1, and L2
		(PECRH1, PECRH2, PECRL1, and PECRL2)
18.2	Notes on	Usage
	18.2.1	Restriction in Using
	18.2.2	Details of Restriction
Secti	on 19 L	/O Ports
19.1		
	19.1.1	Register Description
	19.1.2	Port A Data Register H (PADRH)
19.2	Port B	
	19.2.1	Register Description
	19.2.2	Port B Data Register L (PBDRL)
19.3	Port C	-
	19.3.1	Register Description
	19.3.2	Port C Data Registers H and L (PCDRH and PCDRL)
19.4	Port D	-
	19.4.1	Register Description
	19.4.2	Port D Data Register L (PDDRL)

18.1.2 18.1.3 Port A Control Register H1 and H2 (PACRH1 and PACRH2).....

Port B IO Register L (PBIORL)

	20.2.10	Execution Times Break Register (BETR)	
	20.2.11	Branch Source Register (BRSR)	
	20.2.12	Branch Destination Register (BRDR)	
20.3	Operatio	n	
	20.3.1	Flow of User Break Operation	
	20.3.2	Break on Instruction Fetch Cycle	
	20.3.3	Break on Data Access Cycle	
	20.3.4	Sequential Break	
	20.3.5	Value of Saved Program Counter (PC)	
	20.3.6	PC Trace	
	20.3.7	Usage Examples	
	20.3.8	Notes	
Secti	on 21 U	Jser Debugging Interface (H-UDI)	
21.1			
21.2		ıtput Pins	
21.3	_	Descriptions	
	21.3.1	Bypass Register (SDBPR)	
	21.3.2	Instruction Register (SDIR)	
	21.3.3	Boundary Scan Register (SDBSR)	
	21.3.4	ID Register (SDID)	
21.4	Operatio	n	
	21.4.1	TAP Controller	
	21.4.2	Reset Configuration	
			Rev. 6.00 Jul. 15, 2009 Page
		RENESAS	11ev. 0.00 Jul. 13, 2003 1 age
		- (-: (-2)/23	

20.2.5 20.2.6

20.2.7 20.2.8

20.2.9

Break Address Mask Register B (BAMRB).....

Break Bus Cycle Register B (BBRB) .....

Break Control Register (BRCR)

	TOODase	-TX Transmit
22.6	100Base	-TX Receive
22.7	10Base-7	Γ Transmit
22.8	10Base-7	Γ Receive
22.9	MAC Int	terface
22.10	Miscella	neous Functions
22.11	Internal 1	I/O Signals
22.12	Signals I	Relevant to PHY-IF
22.13	Usage N	otes
22.14	Guidelin	es for Layout
	22.14.1	General Guidelines
	22.14.2	Guidelines for Layout
Section	on 23 F	PHY Interface (PHY-IF)
Section 23.1		PHY Interface (PHY-IF)
	Features	
23.1	Features	
23.1	Features Register	Descriptions
23.1	Features Register 23.2.1	Descriptions PHY-IF Control Register (PHYIFCR)
23.1	Features Register 23.2.1 23.2.2	Descriptions
23.1	Features Register 23.2.1 23.2.2 23.2.3	Descriptions PHY-IF Control Register (PHYIFCR) PHY-IF SMI Register 2 (PHYIFSMIR2) PHY-IF SMI Register 3 (PHYIFSMIR3) PHY-IF Address Register (PHYIFADDRR)
23.1 23.2	Features Register 23.2.1 23.2.2 23.2.3 23.2.4 23.2.5	Descriptions  PHY-IF Control Register (PHYIFCR)  PHY-IF SMI Register 2 (PHYIFSMIR2)  PHY-IF SMI Register 3 (PHYIFSMIR3)  PHY-IF Address Register (PHYIFADDRR)  PHY-IF status Register (PHYIFSR)
23.1 23.2	Features Register 23.2.1 23.2.2 23.2.3 23.2.4 23.2.5	Descriptions PHY-IF Control Register (PHYIFCR) PHY-IF SMI Register 2 (PHYIFSMIR2) PHY-IF SMI Register 3 (PHYIFSMIR3)

22.322.4

22.4.2

Rev. 6.00 Jul. 15, 2009 Page xx of xxxviii

Top Level Functional Architecture.....

PHY Management Control .....

RENESAS

Serial Management Interface (SMI) .....

SMI Register Mapping.....

	23 1	1111 111111115	
	25.4.12	EtherC Timing	
	25.4.13	H-UDI Related Pin Timing	
		AC Characteristic Test Conditions	
25.5		Layer Ttransceiver (PHY) Characteristics (Reference Values)	
	,		
Appe	endix		
A.	Port State	es in Each Pin State	
B.		Code Lineup	
C.	Package Dimensions		
Main	Revisio	ns and Additions in this Edition	
1v1ca11	110 / 1510	no una radiuono in uno Battoli	
Inda	7		

Control Signal Timing .....

AC Bus Timing.....

Basic Timing.....

Synchronous DRAM Timing.....

PCMCIA Timing .....

DMAC Signal Timing.....

SCIF Timing .....

SIOF Module Signal Timing

Port Timing.....

25.4.2

25.4.3

25.4.4

25.4.5

25.4.6

25.4.7

25.4.8

25.4.9

25.4.10

25 4 11

HIF Timing



Rev. 6.00 Jul. 15, 2009 Page xxii of xxxviii



## Figure 3.1 Cache Structure Figure 3.2 Cache Search Scheme Figure 3.3 Write-Back Buffer Configuration.... Figure 3.4 Specifying Address and Data for Memory-Mapped Cache Access..... Section 6 Interrupt Controller (INTC) Figure 6.1 INTC Block Diagram Figure 6.2 Block Diagram of IRQ7 to IRQ0 Interrupts Control..... Figure 6.3 Interrupt Sequence Flowchart..... Figure 6.4 Stack after Interrupt Exception Handling.....

rigure 2.4 CPU State Transition.....

Section 3 Cache

## Section 7 Bus State Controller (BSC)

Figure 7.1 Block Diagram of BSC.....

Figure 7.2 Address Space Figure 7.3 Normal Space Basic Access Timing (No-Wait Access).....

Figure 7.4 Consecutive Access to Normal Space (1): Bus Width = 16 bits,

Longword Access, CSnWCR.WM = 0 (Access Wait = 0, Cycle Wait = 0)... Figure 7.5 Consecutive Access to Normal Space (2): Bus Width = 16 bits, Longword Access, CSnWCR.WM = 1 (Access Wait = 0, Cycle Wait = 0)... Figure 7.6 Example of 32-Bit Data-Width SRAM Connection.....

Figure 7.7 Example of 16-Bit Data-Width SRAM Connection..... Figure 7.8 Example of 8-Bit Data-Width SRAM Connection..... Figure 7.9 Wait Timing for Normal Space Access (Software Wait Only) ...... Figure 7.10 Wait Cycle Timing for Normal Space Access

(Wait cycle Insertion using WAIT)..... Figure 7.11 Example of Timing when CSn Assertion Period is Extended..... Figure 7.12 Example of 32-Bit Data-Width SDRAM Connection......

Figure 7.13 Example of 16-Bit Data-Width SDRAM Connection......

Figure 7.26	Self-Refreshing Timing
_	Write Timing for SDRAM Mode Register (Based on JEDEC)
Figure 7.28	Basic Access Timing for Byte-Selection SRAM (BAS = 0)
Figure 7.29	Basic Access Timing for Byte-Selection SRAM (BAS = 1)
Figure 7.30	Wait Timing for Byte-Selection SRAM (BAS = 1) (Software Wait Only)
Figure 7.31	Example of Connection with 32-Bit Data-Width Byte-Selection SRAM
Figure 7.32	Example of Connection with 16-Bit Data-Width Byte-Selection SRAM
Figure 7.33	Example of PCMCIA Interface Connection
Figure 7.34	Basic Access Timing for PCMCIA Memory Card Interface
Figure 7.35	Wait Timing for PCMCIA Memory Card Interface (TED[3:0] = B'0010,
	TEH[3:0] = B'0001, Software Wait = 1, Hardware Wait = 1)
Figure 7.36	Example of PCMCIA Space Assignment (CS5BWCR.SA[1:0] = B'10,
	CS6BWCR.SA[1:0] = B'10)
Figure 7.37	Basic Timing for PCMCIA I/O Card Interface
Figure 7.38	Wait Timing for PCMCIA I/O Card Interface (TED[3:0] = B'0010,
	TEH[3:0] = B'0001, Software Wait = 1, Hardware Wait = 1)
Figure 7.39	Timing for Dynamic Bus Sizing of PCMCIA I/O Card Interface
	(TED[3:0] = B'0010, TEH[3:0] = B'0001, Software Waits = 3)
Section 8 (	Clock Pulse Generator (CPG)
	Block Diagram of CPG
_	Note on Using a Crystal Resonator
	Note on Using a PLL Oscillator Circuit
	Vatchdog Timer (WDT)
Figure 9.1	Block Diagram of WDT

Section 10 Power-Down Modes

Rev. 6.00 Jul. 15, 2009 Page xxiv of xxxviii

Figure 7.25 Auto-Refreshing Timing .....

Figure 9.2 Writing to WTCNT and WTCSR....

Figure 10.1 Canceling Standby Mode with STBY Bit in STBCR.....

RENESAS

Figure 11.6 (2	2) Bus Release Flowchart (TA in Read in Figure 11.5)
Figure 11.6 (3	3) 1-Bit Data Read Flowchart
Figure 11.6 (4	4) Independent Bus Release Flowchart (IDLE in Write in Figure 11.5)
Figure 11.7	Changing IPG and Transmission Efficiency
Figure 11.8	Example of Connection to DP83846AVHG
Section 12 I	Ethernet Controller Direct Memory Access Controller (E-DMAC)
Figure 12.1	Configuration of E-DMAC, and Descriptors and Buffers
Figure 12.2	Relationship between Transmit Descriptor and Transmit Buffer
Figure 12.3	Relationship between Receive Descriptor and Receive Buffer
Figure 12.4	Sample Transmission Flowchart
Figure 12.5	Sample Reception Flowchart
Figure 12.6	E-DMAC Operation after Transmit Error
Figure 12.7	E-DMAC Operation after Receive Error
Figure 12.8	Timing of the Case where Setting of the Interrupt Source Bit in EESR by
1	the E-DMAC Fails
Figure 12.9	Countermeasure by Monitoring the Transmit Descriptor in Processing of
]	Interrupts Other than the Frame Transmit Complete (TC) Interrupt
Figure 12.10	Method of Adding Timeout Processing
Figure 12.11	Operation when E-DMAC Stops and the Transmit FIFO
	Figure 11.6 (2) Figure 11.6 (4) Figure 11.7 Figure 11.8  Section 12 I Figure 12.1 Figure 12.2 Figure 12.3 Figure 12.4 Figure 12.5 Figure 12.5 Figure 12.6 Figure 12.7 Figure 12.8  Figure 12.9  Figure 12.9

Figure 13.2 DMA Transfer Flowchart.....

Addition of Timeout Processing within the Limit Imposed by

Figure 11.6 (1) 1-Bit Data Write Flowchart .....

Section 13 Direct Memory Access Controller (DMAC)
Figure 13.1 Block Diagram of DMAC......

Figure 13.3 Round-Robin Mode.....



Rev. 6.00 Jul. 15, 2009 Page

the Maximum Specified Time .....

Figure 13.13	Example of DREQ Input Detection in Cycle Steal Mode Edge Detection
Figure 13.14	Example of DREQ Input Detection in Cycle Steal Mode Level Detection
Figure 13.15	Example of DREQ Input Detection in Burst Mode Edge Detection
Figure 13.16	Example of DREQ Input Detection in Burst Mode Level Detection
Figure 13.17	Example of DMA Transfer End in Cycle Steal Mode Level Detection
Figure 13.18	Example of BSC Ordinary Memory Access
	(No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)

Figure 13.19 Example of DREQ Input Detection in Cycle Steal Mode Edge Detection V

Figure 13.20 Example of DREQ Input Detection in Cycle Steal Mode Edge Detection V

Figure 14.1 Block Diagram of Compare Match Timer..... Figure 14.2 Counter Operation Figure 14.3 Count Timing ..... Figure 14.4 Timing of CMF Setting..... Figure 14.5 Conflict between Write and Compare-Match Processes of CMCNT..... Figure 14.6 Conflict between Word-Write and Count-Up Processes of CMCNT...... Figure 14.7 Conflict between Byte-Write and Count-Up Processes of CMCNT......

Figure 13.12 Bus State when Multiple Channels are Operating.....

(Dual Address, DREO Low Level Detection).....

DACK is Divided to 4 by Idle Cycles.....

DACK is Divided to 2 by Idle Cycles..... Figure 13.21 Example of DREQ Input Detection in Cycle Steal Mode Level Detection V DACK is Divided to 4 by Idle Cycles ..... Figure 13.22 Example of DREQ Input Detection in Cycle Steal Mode Level Detection V

DACK is Divided to 2 by Idle Cycles .....

Rev. 6.00 Jul. 15, 2009 Page xxvi of xxxviii

**Section 14 Compare Match Timer (CMT)** 

RENESAS



riguic 13.7	Example of Sen Receive Operation (8-Bit Data, 1 anty, One Stop Bit)
Figure 15.10	Example of Operation Using Modem Control (RTS)
Figure 15.11	Data Format in Synchronous Communication
Figure 15.12	Sample Flowchart for SCIF Initialization
Figure 15.13	Sample Flowchart for Transmitting Serial Data
Figure 15.14	Example of SCIF Transmit Operation
•	Sample Flowchart for Receiving Serial Data (1)
· ·	Sample Flowchart for Receiving Serial Data (2)
•	Example of SCIF Receive Operation

Figure 15.18 Sample Flowchart for Transmitting/Receiving Serial Data.....

Figure 16.5 Transmit/Receive Data Bit Alignment

Figure 15.19 RTSIO Bit, RTSDT Bit, and RTS Pin..... Figure 15.20 CTSIO Bit, CTSDT Bit, and CTS Pin..... Figure 15.21 SCKIO Bit, SCKDT Bit, and SCK Pin ..... Figure 15.22 SPBIO Bit, SPBDT Bit, and TxD Pin ..... Figure 15.23 SPBDT Bit and RxD Pin

Figure 15.24 Receive Data Sampling Timing in Asynchronous Mode ......

Section 16 Serial I/O with FIFO (SIOF)

Figure 16.1 Block Diagram of SIOF .....

Figure 16.2 Serial Clock Supply.....

Figure 16.3 Serial Data Synchronization Timing .....

Figure 16.4 SIOF Transmit/Receive Timing .....

Figure 16.6 Control Data Bit Alignment Figure 16.7 Control Data Interface (Slot Position).....

Figure 16.8 Control Data Interface (Secondary FS)

Figure 16.9 (1) Transmission/Reception Operation in Master Mode (Example of Reception Operation) Full-Duplex Transmission by the CPU with TDMAE=0).....

Figure 16.9 (2) Transmission Operation in Master Mode

(Example of Half-Duplex Transmission by the CPU with TDMAE=0)





Rev. 6.00 Jul. 15, 2009 Page x

Figure 16.23	SPI Data/Clock Timing 2 (CPHA = 1)
Figure 16.24	SPI Transmission/Reception Operation (Example of Full-Duplex
	Transmission/Reception by the CPU with TDMAE = 0)
Figure 16.25	SPI Transmission Operation
	(Example of Half-Duplex Transmission by the CPU with TDMAE = 0)
Figure 16.26	SPI Transmission Operation
	(Example of Half-Duplex Transmission by DMA with TDMAE = 1)
Figure 16.27	SPI Reception Operation
	(Example of Half-Duplex Reception by DMA with RDMAE = 1)
	Host Interface (HIF)
Figure 17.1	Block Diagram of HIF
	HIF Connection Example
Figure 17.3	Basic Timing for HIF Interface
Figure 17.4	HIFIDX Write and HIFGSR Read
Figure 17.5	HIF Register Settings
Figure 17.6	Consecutive Data Writing to HIFRAM
Figure 17.7	Consecutive Data Reading from HIFRAM
Figure 17.8	HIFDREQ Timing (When DMD = 0 and DPOL = 0)
Figure 17.9	HIFDREQ Timing (When DMD = 0 and DPOL = 1)
Figure 17.10	HIFDREQ Timing (When DMD = 1 and DPOL = 0)
Figure 17.11	HIFDREQ Timing (When DMD = 1 and DPOL = 1)
	Image of High-Impedance Control of HIF Pins by HIFEBL Pin

RENESAS

Section 19 I/O Ports

Rev. 6.00 Jul. 15, 2009 Page xxviii of xxxviii

 Figure 22.3 How to Derive MDIO Signal from Core Signals

Figure 22.4 MDIO Timing and Frame Structure (READ Cycle)

Figure 22.5 MDIO Timing and Frame Structure (WRITE Cycle)

Figure 22.6 100Base-TX Data Path

Figure 22.7 Receive Data Path

Figure 22.8 Relationship between Received Data and Some MII Signals

Figure 22.9 Manchester Encoded Output

Figure 22.10 Example of Connection with a Pulse Transformer (RJ45)

Section 23 PHY Interface (PHY-IF)

Figure 23.1 Block Diagram of PHY-IF

Figure 25.6 PLL Synchronize Settling Timing By Reset or NMI

Figure 25.7 Reset Input Timing

Figure 25.8 Interrupt Input Timing

**Section 25 Electrical Characteristics** 

RENESAS

(WM Bit = 0), No Idle Cycle .....

Rev. 6.00 Jul. 15, 2009 Page 2

```
(Auto-Precharge, TRWL = 1 Cycle).....
Figure 25.21 Synchronous DRAM Single Write Bus Cycle
           (Auto-Precharge, WTRCD = 2 Cycles, TRWL = 1 Cycle).....
Figure 25.22 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4)
           (Auto-Precharge, WTRCD = 0 Cycle, TRWL = 1 Cycle) .....
Figure 25.23 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4)
```

Figure 25.20 Synchronous DRAM Single Write Bus Cycle

(Auto-Precharge, CAS Latency = 2, WTRCD = 1 Cycle, WTRP = 0 Cycle

(Auto-Precharge, WTRCD = 1 Cycle, TRWL = 1 Cycle) .....

ACT + READ Commands, CAS Latency = 2, WTRCD = 0 Cycle)......

(Bank Active Mode: READ Command, Same Row Address, CAS Latency WTRCD = 0 Cycle) .....

(Bank Active Mode: WRITE Command, Same Row Address, WTRCD = TRWL = 0 Cycle).....

(Bank Active Mode: PRE + ACT + WRITE Commands, Different Row A

Figure 25.24 Synchronous DRAM Burst Read Bus Cycle (Single Read × 4) (Bank Activ

Synchronous DRAM Burst Write Bus Cycle (Single Write × 4)

Figure 25.27

Figure 25.28

Synchronous DRAM Burst Write Bus Cycle (Single Write × 4) (Bank Active Mode: ACT + WRITE Commands, WTRCD = 0 Cycle, TRWL = 0 Cycle).....

Figure 25.29 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4)

(Bank Active Mode: PRE + ACT + READ Commands, Different Row Ad CAS Latency = 2, WTRCD = 0 Cycle).....

Figure 25.25 Synchronous DRAM Burst Read Bus Cycle (Single Read × 4)

Figure 25.26 Synchronous DRAM Burst Read Bus Cycle (Single Read × 4)

WTRCD = 0 Cycle, TRWL = 0 Cycle)..... Figure 25.30 Synchronous DRAM Auto-Refreshing Timing (WTRP = 1 Cycle, WTRC = 3 Cycles).....

Figure 25.31 Synchronous DRAM Self-Refreshing Timing (WTRP = 1 Cycle) .....

Rev. 6.00 Jul. 15, 2009 Page xxx of xxxviii

RENESAS

Figure 25.43 SIOF Transmit/Receive Timing (Master Mode 1/Rising Edge Sampling) Figure 25.44 SIOF Transmit/Receive Timing (Master Mode 2/Falling Edge Sampling Figure 25.45 SIOF Transmit/Receive Timing (Master Mode 2/Rising Edge Sampling) Figure 25.46 SIOF Transmit/Receive Timing (Slave Mode 1/ Slave Mode 2) ...... Figure 25.47 I/O Port Timing Figure 25.48 HIF Access Timing Figure 25.49 HIFINT and HIFDREO Timing Figure 25.50 HIFRDY and HIF Pin Enable/Disable Timing..... Figure 25.51 MII Transmission Timing (Normal Operation)..... Figure 25.52 MII Transmission Timing (Collision Occurred)...... Figure 25.53 MII Reception Timing (Normal Operation)..... Figure 25.54 MII Reception Timing (Error Occurred).....

Figure 25.55 MDIO Input Timing Figure 25.56 MDIO Output Timing ..... Figure 25.57 WOL Output Timing Figure 25.58 EXOUT Output Timing..... Figure 25.59 TCK Input Timing..... Figure 25.60 TCK Input Timing in Reset Hold State..... Figure 25.61 H-UDI Data Transmission Timing

Figure 25.41 SIOMCLK Input Timing..... Figure 25.42 SIOF Transmit/Receive Timing (Master Mode 1/Falling Edge Sampling

Figure 25.62 Output Load Circuit..... **Appendix** Figure C.1 Package Dimensions (BP-176).....

Rev. 6.00 Jul. 15, 2009 Page 2





Rev. 6.00 Jul. 15, 2009 Page xxxii of xxxviii

RENESAS

1 abic 2.7	Access with Displacement.
Table 2.8	Addressing Modes and Effective Addresses
Table 2.9	Instruction Formats
Table 2.10	Instruction Types
Section 3	Cache
Table 3.1	LRU and Way to be Replaced
Table 3.2	Correspondence between Divided Areas and Cache
Section 5	Exception Handling
Table 5.1	Types of Exceptions and Priority
Table 5.2	Timing for Exception Detection and Start of Exception Handling
Table 5.3	Vector Numbers and Vector Table Address Offsets
Table 5.4	Calculating Exception Handling Vector Table Addresses
Table 5.5	Reset Status
Table 5.6	Bus Cycles and Address Errors
Table 5.7	Interrupt Sources
Table 5.8	Interrupt Priority
Table 5.9	Types of Exceptions Triggered by Instructions

Access to Absolute Address.....

Access with Displacement

Table 2.3

Table 2.5 Table 2.6

Table 2.7

Table 5.10 Table 5.11

Table 6.1

Table 6.2

Table 6.3

Section 6 Interrupt Controller (INTC)

RENESAS

Rev. 6.00 Jul. 15, 2009 Page xx

Delay Slot Instructions, Interrupt Disabled Instructions, and Exceptions...

Stack Status after Exception Handling Ends.....

Pin Configuration.....

Interrupt Exception Handling Vectors and Priorities.....

Interrupt Response Time.....

Table 7.10	16-Bit External Device/Little Endian Access and Data Alignment
Table 7.11	8-Bit External Device/Little Endian Access and Data Alignment
Table 7.12	Relationship between Register Settings (BSZ[1:0], A3ROW[1:0], and
	A3COL[1:0]) and Address Multiplex Output (1)
Table 7.13	Relationship between Register Settings (BSZ[1:0], A3ROW[1:0], and
	A3COL[1:0]) and Address Multiplex Output (2)
Table 7.14	Relationship between Register Settings (BSZ[1:0], A3ROW[1:0], and
	A3COL[1:0]) and Address Multiplex Output (3)
Table 7.15	Relationship between Register Settings (BSZ[1:0], A3ROW[1:0], and
	A3COL[1:0]) and Address Multiplex Output (4)
Table 7.16	Relationship between Register Settings (BSZ[1:0], A3ROW[1:0], and
	A3COL[1:0]) and Address Multiplex Output (5)
Table 7.17	Relationship between Register Settings (BSZ[1:0], A3ROW[1:0], and
	A3COL[1:0]) and Address Multiplex Output (6)
Table 7.18	Relationship between Access Size and Number of Bursts
Table 7.19	Access Address for SDRAM Mode Register Write
Section 8 Cl	ock Pulse Generator (CPG)
Table 8.1	Pin Configuration
	=
Table 8.2	Mode Control Pins and Clock Operating Modes

Table 8.3

Table 10.1 Table 10.2

**Table 10.3** 

**Table 11.1** 

Section 10 Power-Down Modes

**Section 11 Ethernet Controller (EtherC)** 

Rev. 6.00 Jul. 15, 2009 Page xxxiv of xxxviii

32-Dit External Device/Dig Endian Access and Data Anginnent.....

Possible Combination of Clock Modes and FRQCR Values.....

States of Power-Down Modes .....

Pin Configuration....

Register States in Software Standby Mode.....

Pin Configuration....

RENESAS

	·
Section 15	Serial Communication Interface with FIFO (SCIF)
Table 15.1	SCIF Pins
Table 15.2	SCSMR Settings
Table 15.3	Bit Rates and SCBRR Settings in Asynchronous Mode
Table 15.4	Bit Rates and SCBRR Settings in Synchronous Mode
Table 15.5	Maximum Bit Rates for Various Frequencies with
	Baud Rate Generator (Asynchronous Mode)
Table 15.6	Maximum Bit Rates with External Clock Input (Asynchronous Mode)
Table 15.7	Maximum Bit Rates with External Clock Input (Synchronous Mode)
Table 15.8	SCSMR Settings and SCIF Communication Formats
Table 15.9	SCSMR and SCSCR Settings and SCIF Clock Source Selection
Table 15.10	
Table 15.11	SCIF Interrupt Sources
Section 16	Serial I/O with FIFO (SIOF)
Table 16.1	Pin Configuration
Table 16.2	Operation in Each Transfer Mode
Table 16.3	SIOF Serial Clock Frequency
Table 16.4	Serial Transfer Modes
Table 16.5	Frame Length
Table 16.6	Audio Mode Specification for Transmit Data
Table 16.7	Audio Mode Specification for Receive Data
Table 16.8	Setting Number of Channels in Control Data
Table 16.9	Conditions to Issue Transmit Request
Table 16.10	•
	•
	Day 0.00 Jul 45 0000 Days
	Rev. 6.00 Jul. 15, 2009 Page x

Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 I

Supported DMA Transfers.....

DMA Transfer Category .....

Relationship between Request Modes and Bus Modes by

Table 13.6

Table 13.7

Table 13.8



	Alignment for Access by an External Device
Table 17.8	Input/Output Control for HIF Pins
Section 18	Pin Function Controller (PFC)
Table 18.1	List of Multiplexed Pins (Port A)
Table 18.2	List of Multiplexed Pins (Port B)
Table 18.3	List of Multiplexed Pins (Port C)
Table 18.4	List of Multiplexed Pins (Port D)
Table 18.5	List of Multiplexed Pins (Port E)
Table 18.6	Pin Functions in Each Operating Mode
Table 18.7	Pins restricted in using in SH7619
Section 19	I/O Ports
Table 19.1	Port A Data Register H (PADRH) Read/Write Operation
Table 19.2	Port B Data Register L (PBDRL) Read/Write Operation
Table 19.3	Port C Data Registers H and L (PCDRH and PCDRL) Read/Write Operati
Table 19.4	Port D Data Register L (PDDRL) Read/Write Operation
Table 19.5	Port E Data Registers H, L (PEDRH, PEDRL) Read/Write Operation
Section 20	User Break Controller (UBC)
Table 20.1	Data Access Cycle Addresses and Operand Size Comparison Conditions

External pins and Boundary Scan Register Bits .....

Reset Configuration.....

Pin Configuration....

4B/5B Code Table .....

RENESAS

THE REGISTERS (OTHER THAN DATA)

Section 22 Ethernet Physical Layer Transceiver (PHY)

**Table 21.1** 

Table 21.2 Table 21.3

**Table 21.4** 

**Table 22.1** 

Table 22.2

**Section 21 User Debugging Interface (H-UDI)** 

Rev. 6.00 Jul. 15, 2009 Page xxxvi of xxxviii

Table 25.13	Port Timing
Table 25.14	HIF Timing
Table 25.15	EtherC Timing
Table 25.16	H-UDI Related Pin Timing
Table 25.17	
Appendix	
Table A.1	Port States in Each Pin State

DMAC Signal Timing.....

SCIF Timing SCIF Timing

Table 25.10 Table 25.11

Table 25.12

Rev. 6.00 Jul. 15, 2009 Page xx

Rev. 6.00 Jul. 15, 2009 Page xxxviii of xxxviii

could not previously be handled by microcontrollers because of their high-speed process requirements.

This LSI is equipped with an Ethernet controller that includes a media access controller conforming to the IEEE802.3u standard and a physical layer transceiver (PHY), enablin Mbps LAN connection. As the equipped Ethernet controller also includes a media independent interface (MII) standard unit, a PHY LSI can be externally connected.

In addition, this LSI provides on-chip peripheral functions necessary for system configuration as cache memory, RAM, a direct memory access controller (DMAC), timers, a ser communication interface with FIFO (SCIF), a serial IO with FIFO (SIOF), a host interface an interrupt controller (INTC), and I/O ports.

The external memory access support function of this LSI enables direct connection to vatypes of memory, such as standard memory, SDRAM, and PCMCIA. This greatly reductost.

	<ul><li>Sixteen 32-bit general registers</li><li>Five-stage pipeline</li></ul>					
		chip multiplier: Multiplication operations (32 bits $\times$ 32 bits -cuted in two to five cycles				
	• C lar	nguage-oriented 62 basic instructions				
	Note:	Some specifications on the slot illegal instruction differ f conventional SH2 core. For details, see section 5.8, Usa Notes in section 5, Exception Handling.				
User break controller (UBC)		ress, data value, access type, and data size are availableing as break conditions				
	<ul> <li>Supp</li> </ul>	ports the sequential break function				
	• Two	break channels				
U memory	• 16 kl	bytes				
Cache memory	• Unifi	ed cache, mixture of instructions and data				
	• 4-wa	y set associative type				
	<ul> <li>Sele</li> </ul>	Selection of write-back or write-through mode				

registers)

16 kbytes



	connection to SRAM, SDRAM, and PCMCIA.
	<ul> <li>Outputs chip select signals (CS0, CS3, CS4, CS5B, and corresponding area</li> </ul>
•	SDRAM refresh function
	<ul> <li>Supports auto-refresh and self-refresh modes</li> </ul>
•	SDRAM burst access function
•	PCMCIA access function
	<ul> <li>Conforms to the JEIDA Ver. 4.2 standard, two slots</li> </ul>

- Number of access wait cycles - Setting of idle wait cycles

- Specifying the memory to be connected to each area ena

 Selection of big or little endian mode (The mode of all the are switched collectively by a mode pin.)

Direct memory access controller (DMAC)	•	Four channels; external request available for two of them
	•	Burst mode and cycle steal mode
	•	Outputs a transfer end signal of the channel handling an exte
		request
	•	Intermittent mode available (16 and 64 cycles supported)
Interrupt controller	•	Supports nine external interrupt pins (NMI, IRQ7 to IRQ0)

(INTC) • On-chip peripheral interrupt: Priority level is independently se

each module

interface (H-UDI) JTAG standard pins arranged

User debugging



Supports the JTAG interface emulator

· Vector address: Specified vector address for each interrupt s

		contrare etamaby mode
	•	Selection of four types of clock modes (PLL2 $\times$ 2/ $\times$ 4 and clock resonator are selectable)
Ethernet controller	•	MAC (Media Access Control) function
(EtherC)		<ul> <li>Data frame assembly/disassembly (frame format conformi IEEE802.3)</li> </ul>
		<ul> <li>— CSMA/CD link management (collision prevention and colli processing)</li> </ul>
		<ul> <li>CRC processing</li> </ul>
		<ul> <li>512 bytes each for transmit/receive FIFO</li> </ul>
		<ul> <li>Full-duplex transmit/receive support</li> </ul>
		Short frame/long frame detectable
	•	Conforms to the MII (Media Independent Interface) standard
		<ul> <li>Conversion from 8-bit stream data in MAC layer to MII nib stream</li> </ul>
		<ul> <li>Station management (STA function)</li> </ul>
		— 18 TTL-level signals
		— 10/100 Mbps transfer rate adjustable
	•	Magic Packet™* (WOL (Wake-On-LAN) output)

Rev. 6.00 Jul. 15, 2009 Page 4 of 816

channel

Ü



Supports single frame and multiple buffer

CPU load reduced with the descriptor management method

For transferring from EtherC receive FIFO to receive buffer  $\times$  For transferring from transmit buffer to EtherC transmit FIFO >

16-byte burst transfer improves the efficiency of system bus

Ethernet controller

DMAC (EDMAC)

•	The buffer RAM and the CPU of this LSI are connected in painternal bus
•	The external device can access the desired register after the index has been specified. (However, when the buffer RAM is successively, the address is updated automatically.)
•	Selection of endian mode
•	Interrupt requested to the external device
•	Internal interrupt requested to the CPU of this LSI
•	Booting from the buffer RAM is enabled if the external device

stored the instruction code in the buffer RAM

(CMT)

Compare match timer • 16-bit counter Generates compare match interrupts

16 data pins

- Serial communication interface with FIFO (SCIF)
- · Two channels Synchronous and asynchronous modes
  - 16 bytes each for transmit/receive FIFO High-speed UART The UART supports FIFO stop and FIFO trigger
  - Flow control enabled (channel 0 and channel 1 only) Three channels

Power supply voltage • I/O: 3.0 to 3.6 v Internal: 1.8±0.09 V (Two power sources are externally provid

Magic Packet<sup>™</sup> is the registered trademark of Advance Micro Devices, Inc.

RENESAS




Figure 1.1 Block Diagram

Rev. 6.00 Jul. 15, 2009 P




Figure 1.2 Pin Assignments

Rev. 6.00 Jul. 15, 2009 Page 8 of 816

REJ09B0237-0600



				aparama and a sample and a samp
	VssQ	Input	Ground	Ground pins. All the VssQ pins must be connected system power supply (0 V). This LSI does not ope correctly if there is a pin left open.
Clock	Vcc (PLL1)	Input	Power Supply for PLL1	Power supply pin for the on-chip PLL1 oscillator
	Vss (PLL1)	Input	Ground for PLL1	Ground pin for the on-chip PLL1 oscillator
	Vcc (PLL2)	Input	Power Supply for PLL2	Power supply pin for the on-chip PLL2 oscillator
	Vss (PLL2)	Input	Ground for PLL2	Ground pin for the on-chip PLL2 oscillator
	EXTAL	Input	External Clock	Connects to a crystal resonator. An external clock input on this pin. For details on connection of an e clock, see section 8, Clock Pulse Generator (CPG
	XTAL	Output	Crystal	Connects to a crystal resonator.
	CKIO	Output	System Clock	Supplies the system clock to external devices.
Operating	MD5,	Input	Mode Setting	These pins set operating mode. The signal levels

VccQ

mode

control

System

control

MD3 to MD0

Input

Power-On

Reset

RES

Input

RENESAS

setting endian.

pins must not be changed during operation.

Pins MD2 to MD0 are used for setting clock mode for setting bus width mode for area 0, and pin MD

correctly if there is a pin left open.

Power Supply Power supply for input/output pins. All the VccQ p

connected to the system power supply. This LSI of operate correctly if there is a pin left open.

REJ09

Rev. 6.00 Jul. 15, 2009 P

		output		
Bus control	CS0, CS3, CS4, CS5B, CS6B	Output	Chip Select 0, 3, 4, 5B, 6B	Chip select signals for external memory and device
	RD	Output	Read	Indicates that data is read from an external device.
	RD/WR	Output	Read/Write	Read/write signal
	BS	Output	Bus Cycle Start	Indicates start of a bus cycle.
	WE3	Output	Most Significant Byte Write	Indicates that bits 31 to 24 of data of external memodevices are written to.
	WE2	Output	Second Byte Write	Indicates that bits 23 to 16 of data of external memodevices are written to.
	WE1	Output	Third Byte Write	Indicates that bits 15 to 8 of data of external memor devices are written to.
	WEO	Output	Least Significant Byte Write	Indicates that bits 7 to 0 of data of external memory devices are written to.
	WAIT	Input	Wait	Input pin used to insert wait cycles into the bus cycl accessing the external space
	RAS	Output	RAS	Connects to the RAS pin of SDRAM.
	CAS	Output	CAS	Connects to the CAS pin of SDRAM.
	CKE	Output	Clock Enable	Connects to the CKE pin of SDRAM.
	DQMUU	Output	Most	Selects bits 31 to 24 of SDRAM data bus.

Rev. 6.00 Jul. 15, 2009 Page 10 of 816

RENESAS

Significant Byte Select

	CE2A	Output	PCMCIA Card Select Upper Side	Chip enable for PCMCIA allocated to area 5
	CE2B	Output	PCMCIA Card Select Upper Side	Chip enable for PCMCIA allocated to area 6
	ICIOWR	Output	PCMCIA I/O Write Strobe	Connects to the PCMCIA I/O write strobe pin.
	ICIORD	Output	PCMCIA I/O Read Strobe	Connects to the PCMCIA I/O read strobe pin.
	WE	Output	PCMCIA Memory Write Strobe	Connects to the PCMCIA memory write strobe.
	IOIS16	Input	PCMCIA Dynamic Bus Sizing	In little endian mode, this signal indicates 16-bit but PCMCIA. In big endian mode, fix this pin low.
Ethernet	CRS	Input	Carrier Sense	Carrier sense pin
controller	COL	Input	Collision	Collision detect pin
	MII_TXD3 to MII_TXD0	Output	Transmit Data	4-bit transmit data pins
	TX_EN	Output	Transmit Enable	Indicates that transmit data is on pins MII_TXD3 to MII_TXD0.
			•	

Side

Select Lower Side

Output PCMCIA Card Chip enable for PCMCIA allocated to area 6

CE1B



REJ09

				MII_RXD3 to MII_RXD0 pins
	RX_ER	Input	Receive Error	Pin for detection of an error during reception
	MDC	Output	Management Clock	Timing reference input for transfer information on the pin
	MDIO	Input/ output	Management Data I/O	Bidirectional pin for management information transf
	WOL	Output	MAGIC Packet Receive	Indicates that a Magic Packet™* has received.
	LNKSTA	Input	Link Status	Input pin for a link state from a PHY LSI.
	EXOUT	Output	General Output	Output pin to external devices
Direct memory	DREQ1, DREQ0	Input	DMA transfer request	Input pins for external DMA transfer request
access controller	DACK1, DACK0	Output	DMA transfer request receive	Request receive output pins for external DMA transrequest
	TEND1, TEND0	Output	DMA transfer end	Output pins for DMA transfer end signal
Serial communi-	TXD2 to TXD0	Output	Transmit Data	Transmit data pins
cation interface with FIFO	RXD2 to RXD0	Input	Receive Data	Receive data pins
with it o	SCK2 to SCK0	Input/ output	Serial Clock	Clock input pins
	RTS1 and	Output	Transmit	Modem control pins. Supported only by SCIF0 and



RTS0

REJ09B0237-0600



Request

		output	sync	transmit/receive
	TXD_SIO0	Output	SIOF0 transmit data	Transmit data
	RXD_SIO0	Input	SIOF0 receive data	Receive data
Host interface	HIFD15 to HIFD00	Input/ output	HIF Data Bus	Address, data, and command input/output pins for
	HIFCS	Input	HIF Chip Select	Chip select input for the HIF.
	HIFRS	Input	HIF Register Select	Controls the access type switching for the HIF.
	HIFWR	Input	HIF Write	Write strobe signal
	HIFRD	Input	HIF Read	Read strobe signal
	HIFINT	Output	HIF Interrupt	Interrupt request to external devices by the HIF.
	HIFMD	Input	HIF Mode	Specifies HIF boot mode.
	HIFDREQ	Output	HIF DMAC Transfer Request	Requests DMAC transfer for the HIFRAM to exter

Input/output pin for frame synchronization signal of

Indicates that a reset of the HIF has been cleared

HIF pins other than this pin are enabled by driving

and the HIF is ready for accesses to it.

Input/ SIOF0 frame

Output HIF Boot

Input

Ready

HIF Pin Enable

SIOFSYNC0

HIFRDY

HIFEBL



high.

REJ09

Rev. 6.00 Jul. 15, 2009 Pa

interface				This LSI enters ASE mode when this signal goes lo normal mode when this pin goes high. In ASE mode functions for the emulator are available.
Test mode	TESTMD	Input	Test Mode	Specifies test mode.
				This LSI enters test mode when this signal goes lov signal high.
	TESTOUT	Output	Test Output	Output pin for testing. This pin should be open.
Physical layer trans- ceiver (PHY)	Vcc1A	Input	Analog Power Supply 1 for PHY	Analog power supply pin for the PHY
	Vcc2A	Input	Analog Power Supply 2 for PHY	Analog power supply pin for the PHY

input/ General Port

General Port

General Port

General Port

General Port

ASE Mode

output

Input/

output

Input/

output

Input/

output

Input/

output

Input

Pins for 10-bit general input/output port

Pins for 14-bit general input/output port

Pins for 21-bit general input/output port

Pins for 8-bit general input/output port

Pins for 25-bit general input/output port

Specifies ASE mode.

I/O ports

**Emulator** 

interface

PA16

PB00

PC00

PD00

PE00

PB13 to

PC20 to

PD07 to

PE24 to

**ASEMD** 



Rev. 6.00 Jul. 15, 2009 Page 14 of 816

TxP	Output	Differential Transmit Data (+)	Differential transmit output (+) for the Ethernet circ PHY.
TxM	Output	Differential Transmit Data (-)	Differential transmit output (-) for the Ethernet circ PHY.
RxP	Input	Differential Receive Data (+)	Differential receive input (+) for the PHY by the Et circuit.

circuit.

This pins is used to externally supply clocks to the When clocks are supplied to the on-chip PHY from chip clock pulse generator (CPG), this pins should

Differential receive input (-) for the PHY by the Eth

up to VccQ or pulled down to VssQ.

CK\_PHY

RxM

Input

Differential Receive Data

(-)

Input PHY Clock

REJ09

Rev. 6.00 Jul. 15, 2009 Pa

Notes Fix all unused pins that have no weak keeper circuit to high or low level. Unused p

internally have weak keeper circuit need not to be fixed to high or low level. The w keeper is a circuit that is included in I/O pins and fixes the input pins to high or low pins are not driven from outside.

Magic Packet™ is the trademark of Advanced Micro Devices, Inc.

Rev. 6.00 Jul. 15, 2009 Page 16 of 816

REJ09B0237-0600



A10	A13
A11	A11
A12	A07
A13	A03
A14	A01
A15	PB12/CS3
B1	VssQ
B2	PD7/IRQ7/SCK2
B3	PA24/A24/TXD_SIO0
B4	PA20/A20
B5	PA17/A17
B6	PB07/CE2B
B7	Vss
B8	PB00/WAIT
B9	VssQ
B10	A15
B11	A09
B12	A05
B13	A02
B14	VssQ

VccQ

 $\overline{\mathsf{RD}}$ 

VccQ

A8

Α9

B15

0

0

0

0

0

0

IO/O

Power

10/1/10

IO/O/O

IO/O

IO/O

IO/O

Power

Power

IO/I

О

0

0

0

Power

Rev. 6.00 Jul. 15, 2009 Pa

REJ09

Power

C11	A08
C12	A04
C13	A00
C14	PB04/RAS
C15	PB02/CKE
D1	PD0/IRQ0/-/TEND0
D2	PD2/IRQ2/TxD1/DREQ0
D3	PD3/IRQ3/RxD1/DACK0
D4	PA23/A23/RXD_SIO0
D5	PA19/A19
D6	PB01/IOIS16
D7	PB05/WE2 (BE2)/DQMUL/ICIORD
D8	CS0
D9	A14
D10	A10
D11	A06
D12	PB03/CAS
D13	RD/WR
D14	WE1/DQMLU/WE
D15	WE0/DQMLL

PB13/BS

A12

Rev. 6.00 Jul. 15, 2009 Page 18 of 816

E1

E2

C9

C10

RENESAS

10/0

0

0 0 0 IO/O IO/O IO/I/-/O IO/I/O/I IO/I/I/O 10/0/1 IO/O IO/I 10/0/0/0

0 0 0 0 10/0 О 0/0/0 O/O

Power

Power

Vss

Vcc

F13	D11
F14	D10
F15	D12
G1	PE18/HIFD09/TxD1/D25
G2	PE17/HIFD08/SCK0/D24
G3	PE19/HIFD10/RxD1/D26
G4	PE21/HIFD12/RTS0/D28
G12	D06
G13	D15
G14	D14
G15	D07
H1	PE16/HIFD07/RxD0/D23
H2	PE15/HIFD06/TxD0/D22
H3	Vss
H4	Vcc
H12	D03
H13	D05
H14	VccQ
H15	VssQ
J1	PE13/HIFD04/-/D20
J2	PE11/HIFD02/-/D18
	RENESAS

PE23/HIFD14/RTS1/D30

PE24/HIFD15/CTS1/D31

D13

F3

F4

F12

10/10/-/10

Rev. 6.00 Jul. 15, 2009 Pa

10/10/0/10

10/10/1/10

10/10/0/10 10/10/10/10 10/10/1/10 10/10/0/10

10/10/1/10 10/10/0/10 Power Power Ю Ю Power Power

Ю Ю Ю Ю

Ю Ю Ю Ю



K4	PE10/HIFD01/-/D17
K12	Vcc
K13	Vss
K14	D00
K15	CKIO
L1	PE06/HIFWR/SIOFSYNC0
L2	PE05/HIFRD
L3	PE07/HIFRS
L4	PE03/HIFMD
L12	NMI
L13	ASEMD
L14	TESTMD
L15	MD1
M1	PE04/HIFINT/TXD_SIO0
M2	PE02/HIFDREQ/RXD_SIO0
M3	PE01/HIFRDY/SIOMCLK0
M4	PC17/MDC
M5	TSTBUSA
M6	PC09/RX_ER
M7	PC01/MII_RXD1
M8	PC13/TX_CLK
M9	PC05/MII_TXD1/-/LINK
M10	Vcc

PE09/HIFD00/-/D16

10/10/-/10

IO/IO/-/IO
Power
IO
O
IO/I/IO
IO/I
IO/I
IO/I
III
I

PC08/RX_DV
PC03/MII_RXD3
PC11/TX_ER
PC07/MII_TXD3/-/DUPLEX
Vss
PC19/EXOUT
TDO
MD0
Vss (PLL1)
Vcc (PLL1)
PC15/CRS
PC18/LNKSTA
Vss1A
Vcc2A
Vss2A
PC02/MII_RXD2
VssQ
PC04/MII_TXD0/-/SPEED100
PC12/TX_EN
PC20/WOL
CK_PHY
TCK

Vcc1A

EXRES1

N4

N5

I

Rev. 6.00 Jul. 15, 2009 Pa

Power

IO/I IO/I IO/O 10/0/-/0 Power IO/O 0 ı Power Power IO/I IO/I Power Power Power IO/I Power IO/O/-/O IO/O IO/O I











R6	PC00/MII_RXD0	IO/I
R7	VccQ	Power
R8	PC10/RX_CLK	IO/I
R9	PC06/MII_TXD2/-/CRS	IO/O/-/O
R10	PC14/COL	
R11	TESTOUT	0
R12	MD3	I
R13	EXTAL	1
R14	XTAL	0
R15	Vcc (PLL2)	Power

Post-increment register indirect (@Rn+)
Pre-decrement register indirect (@-Rn)
Register indirect with displacement (@disp:4, Rn)
Index register indirect (@R0, Rn)
GBR indirect with displacement (@disp:8, GBR)
Index GBR indirect (@R0, GBR)
PC relative with displacement (@disp:8, PC)
PC relative (disp:8/disp:12/Rn)
Immediate (#imm:8)

# 2.2 Register Configuration

There are three types of registers: general registers (32-bit  $\times$  16), control registers (32-bit  $\times$  4).




Figure 2.1 CPU Internal Register Configuration

Rev. 6.00 Jul. 15, 2009 Page 24 of 816

REJ09B0237-0600



(GBR), and vector base register (VBR). SR indicates a processing state. GBR is used as address in GBR indirect addressing mode for data transfer of on-chip peripheral module

VBR is used as a base address of the exception handling (including interrupts) vector ta

• Status register (SR)

Bit	Bit name	Default	Read/ Write	Description
31 to 10	— All 0		R/W	Reserved
				These bits are always read as 0. The write vishould always be 0.
9	М	Undefined	R/W	Used by the DIV0U, DIV0S, and DIV1 instruc
8	Q	Undefined	R/W	Used by the DIV0U, DIV0S, and DIV1 instruc
7	13	1	R/W	Interrupt Mask
6	12	1	R/W	
5	l1	1	R/W	
4	10	1	R/W	
3, 2	_	All 0	R/W	Reserved
				These bits are always read as 0. The write versions always be 0.
1	S	Undefined	R/W	S

REJ09

Used by the multiply and accumulate instruc

- Global-base register (GBR)
  - This register indicates a base address in GBR indirect addressing mode. The GBR ind addressing mode is used for data transfer of the on-chip peripheral module registers a operations.
  - Vector-base register (VBR)

This register indicates the base address of the exception handling vector table.

### 2.2.3 **System Registers**

There are four 32-bit system registers, designated two multiply and accumulate registers and MACL), a procedure register (PR), and program counter (PC).

- Multiply and accumulate registers (MAC)
- This register stores the results of multiplication and multiply-and-accumulate operation Procedure register (PR)
- This register stores the return-destination address from subroutine procedures.
  - Program counter (PC) The PC indicates the point which is four bytes (two instructions) after the current exe instruction.

		Other bits: Undefined
	GBR	Undefined
	VBR	H'00000000
System register	MACH, MACL, PR	Undefined
	PC	PC value set in the exception handling vector



F: 44 P : ( P : F

Figure 2.2 Register Data Format

## 2.3.2 Memory Data Formats

Memory data formats are classified into byte, word, and longword.

Byte data can be accessed from any address. If word data starting from boundary other the longword data starting from a boundary other than 4n is accessed, an address error will on such cases, the data accessed cannot be guaranteed. See figure 2.3.




Figure 2.3 Memory Data Format

Either big endian and little endian formats can be selected according to the mode pin settireset. For details on mode pin settings, see section 7, Bus State Controller (BSC).

Rev. 6.00 Jul. 15, 2009 Page 28 of 816 REJ09B0237-0600



relative addressing mode with displacement.

### **Features of Instructions** 2.4

#### 2.4.1 **RISC Type**

The instructions are RISC-type instructions with the following features:

**Fixed 16-Bit Length:** All instructions have a fixed length of 16 bits. This improves pro efficiency.

One Instruction per Cycle: Since pipelining is used, basic instructions can be executed cycle. One cycle is 25ns with 40 MHz operation.

**Data Size:** The basic data size for operations is longword. Byte, word, or longword can selected as the memory access size. Byte or word data in memory is sign-extended to lo and then calculated. Immediate data is sign-extended to longword for arithmetic operation zero-extended to longword size for logical operations.

Table 2.2 Word Data Sign Extension

CPU in this LSI		is LSI	Description	Example of Other CI		
MOV.W @(disp,PC),R1		@(disp,PC),R1	Sign-extended to 32 bits, R1	ADD.W	#H'1234,R0	
	ADD	R1,R0	becomes H'00001234, and is then operated on by the ADD			
			instruction.			
	.DATA.W	H'1234				
	Note: * Immediate data is accessed by @(disp,PC).					

Immediate data is accessed by @(disp,PC).



Rev. 6.00 Jul. 15, 2009 Pa

·	Multip	oly/Multiply-and	I-Accumulate Operations: A $16 \times 16 \rightarrow 32$ m	ultiply op	eration is
BRA TRGET ADD is executed before branch to TRGET. ADD.W RT,	ADD	R1,R0		BRA	TRGET
DDA TROOT ADD is supported by four bounds to TROOT ADD W. D. C.	BRA	TRGET	ADD is executed before branch to TRGET.	ADD.W	R1,R0

**Example of Othe** 

**Description** 

executed in one to two cycles, and a  $16 \times 16 + 64 \rightarrow 64$  multiply-and-accumulate operation to three cycles. A  $32 \times 32 \rightarrow 64$  multiply operation and a  $32 \times 32 + 64 \rightarrow 64$  multiply-an accumulate operation are each executed in two to four cycles.

The result of a comparison is indicated by the Thit in SR, and a conditional brane.

**T Bit:** The result of a comparison is indicated by the T bit in SR, and a conditional branc performed according to whether the result is True or False. Processing speed has been im by keeping the number of instructions that modify the T bit to a minimum.

Table 2.4 T Bit

**CPU in this LSI** 

CPU in this LSI		Description		e of Othe
CMP/GE	R1,R0	When $R0 \ge R1$ , the T bit is set.	CMP.W	R1,R0
BT	TRGET0	When R0 $\geq$ R1, a branch is made to TRGET0.	BGE	TRGET
BF	TRGET1	When R0 < R1, a branch is made to TRGET1.	BLT	TRGET
ADD	#-1,R0	The T bit is not changed by ADD.	SUB.W	#1,R0
CMP/EQ	#0,R0	When $R0 = 0$ , the T bit is set.	BEQ	TRGET
BT	TRGET	A branch is made when $R0 = 0$ .		



		.DATA.W H'1234				
	32-bit immediate	MOV.L	@(disp,PC),R0		MOV.L	#H'12
				0		
		.DATA.L	H'12345678		O	
	Note: * Immediate of	data is acc	essed by @(disp,PC).			

**Absolute Addresses:** When data is accessed by absolute address, place the absolute add in a table in memory beforehand. The absolute address value is transferred to a register method whereby immediate data is loaded when an instruction is executed, and the data accessed using the register indirect addressing mode.

Table 2.6 Access to Absolute Address

Туре	CPU in t	CPU in this LSI		e of Oth
Absolute address	MOV.L	@(disp,PC),R1	MOV.B	@H'12
	MOV.B	@R1,R0		
	.DATA.L	H'12345678		
Note: * Immediate	data ic rofo	renced by @(dien PC)		

Immediate data is referenced by @ (disp,PC).

16-Bit/32-Bit Displacement: When data is accessed using the 16- or 32-bit displacement addressing mode, the displacement value is placed in a table in memory beforehand. Us method whereby immediate data is loaded when an instruction is executed, this value is transferred to a register and the data is accessed using index register indirect addressing



Rev. 6.00 Jul. 15, 2009 Pa

\_\_\_\_\_\_

Table 2.8 lists addressing modes and effective address calculation methods.


Table 2.8 Addressing Modes and Effective Addresses

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
Register direct	Rn	Effective address is register Rn. (Operand is register Rn contents.)	
Register indirect	@Rn	Effective address is register Rn contents.	Rn
Register	@Rn+	Effective address is register Rn contents. A	Rn
indirect with post-increment		constant is added to Rn after instruction execution: 1 for a byte operand, 2 for a word operand, and 4 for a longword operand.	After instruexecution
			Byte: Rn +
			Word: Rn
		1/2/4	Longword: → Rn
Register	@-Rn	Effective address is register Rn contents,	Byte: Rn -
indirect with		decremented by a constant beforehand: 1 for a byte operand, 2 for a word operand, 4 for a longword operand.	Word: Rn
pre-decrement			Longword: → Rn
		Rn - 1/2/4 - Rn - 1/2/4	(Instruction executed vafter calcu


Rev. 6.00 Jul. 15, 2009 Page 32 of 816

REJ09B0237-0600





Rev. 6.00 Jul. 15, 2009 Pa



#### 2.4.3 **Instruction Formats**

This section describes the instruction formats, and the meaning of the source and destinate operands. The meaning of the operands depends on the instruction code. The following are used in the table.

xxxx: Instruction code

mmmm: Source register

nnnn: Destination register

iiii: Immediate data

dddd: Displacement

	Control register or system register	nnnn: pre- decrement register indirect	STC.L SR,@-Rr
m type	mmmm: register direct	Control register or system register	LDC Rm,SR
XXXXX   minim   XXXXX XXXXX	mmmm: post- increment register indirect	Control register or system register	LDC.L @Rm+,S
	mmmm: register indirect	_	JMP @Rm
	PC relative using Rm	_	BRAF Rm
· · · · · · · · · · · · · · · · · · ·			

		nnnn: * post- increment register indirect (multiply- and-accumulate operation)			
		mmmm: post- increment register indirect	nnnn: register direct	MOV.L	@Rm-
		mmmm: register direct	nnnn: pre- decrement register indirect	MOV.L	Rm,@
		mmmm: register direct	nnnn: index register indirect	MOV.L	Rm,@
	md type  15 0  xxxx xxxxx mmmm dddd	mmmmdddd: register indirect with displacement	R0 (register direct)	MOV.B	@ (dis
-	nd4 type  15 0  xxxx xxxxx nnnn dddd	R0 (register direct)	nnnndddd: register indirect with displacement	MOV.B	R0,@
	nmd type 15 0  xxxx nnnn uuuuu dddd	mmmm: register direct	nnnndddd: register indirect with displacement	MOV.L	Rm,@
		mmmmdddd: register indirect	nnnn: register direct	MOV.L	@(disp

with displacement

C relative	BRA label (label=disp+PC) MOV.L @(disp,I
nnn: register	
9	MOV.L @(disp,F
ndex GBR indirect	AND.B #imm,@
0 (register direct)	AND #imm,R0
_	TRAPA #imm
	ADD #imm,Rn
	nnn: <b>register</b> rect

Rev. 6.00 Jul. 15, 2009 Page 38 of 816



REJ09B0237-0600

instructions			Immediate data transfer	
			Peripheral module data transfer	
			Structure data transfer	
		MOVA	Effective address transfer	
		MOVT	T bit transfer	
		SWAP	Upper/lower swap	
		XTRCT	Extraction of middle of linked registers	
Arithmetic	21	ADD	Binary addition	33
operation instructions		ADDC	Binary addition with carry	
		ADDV	Binary addition with overflow	_
		CMP/cond	Comparison	
		DIV1	Division	
		DIV0S	Signed division initialization	
		DIV0U	Unsigned division initialization	
		DMULS	Signed double-precision multiplication	
		DMULU	Unsigned double-precision multiplication	
		DT	Decrement and test	
		EXTS	Sign extension	
		EXTU	Zero extension	
		MAC	Multiply-and-accumulate, double- precision multiply-and-accumulate	_



Double-precision multiplication

MUL

_09.0		, · =	=0 g.0 a 7 1 =	
operation instructions		NOT	Bit inversion	_
motractions		OR	Logical OR	_
		TAS	Memory test and bit setting	
		TST	T bit setting for logical AND	
		XOR	Exclusive logical OR	
Shift	10	ROTL	1-bit left shift	14
instructions		ROTR	1-bit right shift	
		ROTCL	1-bit left shift with T bit	
		ROTCR	1-bit right shift with T bit	
		SHAL	Arithmetic 1-bit left shift	
		SHAR	Arithmetic 1-bit right shift	
		SHLL	Logical 1-bit left shift	
		SHLLn	Logical n-bit left shift	
		SHLR	Logical 1-bit right shift	
		SHLRn	Logical n-bit right shift	

Rev. 6.00 Jul. 15, 2009 Page 40 of 816



RENESAS

		JSR	Branch to subroutine procedure	
		RTS	Return from subroutine procedure	
System control instructions	L L N F	CLRT	T bit clear	31
		CLRMAC	MAC register clear	
		LDC	Load into control register	_
		LDS	Load into system register	
		NOP	No operation	
		RTE	Return from exception handling	
		SETT	T bit setting	_
		SLEEP	Transition to power-down mode	
		STC	Store from control register	
		STS	Store from system register	
		TRAPA	Trap exception handling	
Total:	62			142

Unconditional branch

JMP

Or . Operation code	register	(xx): Memory operand
Sz: Size SRC: Source DEST: Destination	nnnn: Destination register 0000: R0	M/Q/T: Flag bits in SR &: Logical AND of each bit
Rm: Source register	0001: R1	: Logical OR of each bit
Rn: Destination register	1111: R15	^: Exclusive logical OR of each bit
imm: Immediate data	iiii: Immediate data	-: Logical NOT of each bit
disp: Displacement*2	dddd: Displacement	< <n: left="" n-bit="" shift<="" td=""></n:>
		>>n: n-bit right shift

Notes: 1. The table shows the minimum number of execution states. In practice, the num instruction execution states will be increased in cases such as the following: • When there is contention between an instruction fetch and a data access

- When the destination register of a load instruction (memory → register) is als by the following instruction
  - 2. Scaled ( $\times$ 1,  $\times$ 2, or  $\times$ 4) according to the instruction operand size, etc. For details, see SH-1/SH-2/SH-DSP Software Manual.

MOV.L	@Rm,Rn	$(Rm) \rightarrow Rn$	0110nnnnmmmm0010	1
MOV.B	Rm,@—Rn	$Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0100	1
MOV.W	Rm,@—Rn	$Rn-2 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0101	1
MOV.L	Rm,@—Rn	$Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0110	1
MOV.B	@Rm+,Rn	$(Rm) \rightarrow Sign extension$ $\rightarrow Rn, Rm + 1 \rightarrow Rm$	0110nnnnmmm0100	1
MOV.W	@Rm+,Rn	$(Rm) \rightarrow Sign extension$ $\rightarrow Rn, Rm + 2 \rightarrow Rm$	0110nnnnmmmm0101	1
MOV.L	@Rm+,Rn	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	0110nnnnmmmm0110	1
MOV.B	R0,@(disp,Rn)	$R0 \rightarrow (disp + Rn)$	10000000nnnndddd	1
MOV.W	R0,@(disp,Rn)	$R0 \rightarrow (disp \times 2 + Rn)$	10000001nnnndddd	1
MOV.L	Rm,@(disp,Rn)	$Rm \rightarrow (disp \times 4 + Rn)$	0001nnnnmmmmdddd	1
MOV.B	@(disp,Rm),R0	$(disp + Rm) \rightarrow Sign$ extension $\rightarrow R0$	10000100mmmmdddd	1
MOV.W	@(disp,Rm),R0	$(disp \times 2 + Rm) \rightarrow Sign$ extension $\rightarrow R0$	10000101mmmmdddd	1
MOV.L	@(disp,Rm),Rn	$(disp \times 4 + Rm) \rightarrow Rn$	0101nnnnmmmmdddd	1
MOV.B	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0100	1
MOV.W	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0101	1
		Ochica		Jul. 15, 2009 Pa
		RENES	<b>&gt;/1&gt;</b>	RF.10

 $Rm \rightarrow (Rn)$ 

 $Rm \rightarrow (Rn)$ 

 $\to \mathsf{Rn}$ 

 $\rightarrow Rn$ 

 $(Rm) \rightarrow Sign extension$ 

(Rm) → Sign extension

0010nnnnmmmm0001

0010nnnnmmmm0010

0110nnnnmmmm0000

0110nnnnmmmm0001

1

1

1

REJ09

MOV.W Rm,@Rn

MOV.L Rm,@Rn

MOV.B @Rm,Rn

MOV.W @Rm,Rn



SWAP.W Rm,Rn	$Rm \rightarrow Swap two$ consecutive words $\rightarrow Rn$	0110nnnnmmmm1001
XTRCT Rm,Rn	Rm: Middle 32 bits of $Rn \rightarrow Rn$	0010nnnnmmm1101

@(disp,PC),R0  $\operatorname{disp} \times 4 + PC \rightarrow R0$ 

 $T \rightarrow Rn$ 

bytes  $\rightarrow$  Rn

 $R0 \rightarrow (disp \times 4 + GBR)$ 

 $(disp + GBR) \rightarrow Sign$ 

 $(disp \times 2 + GBR) \rightarrow$ 

Sign extension  $\rightarrow$  R0

 $(disp \times 4 + GBR) \rightarrow R0$ 

Rm → Swap lowest two

extension  $\rightarrow$  R0

1

1

1

1

1

1

1

1

1

 $11000010 \\ dddddddd$ 

11000100ddddddd

11000101dddddddd

11000110ddddddd

11000111dddddddd

0000nnnn00101001

0110nnnnmmm1000

RENESAS

REJ09B0237-0600

MOV.L

MOV.B

MOV.W

MOV.L

MOVA

MOVT

Rn

SWAP.BRm,Rn

R0,@(disp,GBR)

@(disp,GBR),R0

@(disp,GBR),R0

@(disp,GBR),R0

Rev. 6.00 Jul. 15, 2009 Page 44 of 816

CMP/GE Rm,Rn		If $Rn \ge Rm$ with signed data, $1 \to T$	0011nnnnmmmm0011	1
CMP/HI Rm,Rn		If Rn > Rm with unsigned data, $1 \rightarrow T$	0011nnnnmmmm0110	1
CMP/GT Rm,Rn		If Rn > Rm with signed data, $1 \rightarrow T$	0011nnnnmmmm0111	1
CMP/PZ Rn		If $Rn \ge 0$ , $1 \rightarrow T$	0100nnnn00010001	1
CMP/PL Rn		If Rn > 0, 1 $\rightarrow$ T	0100nnnn00010101	1
CMP/STRRm,Rn		If Rn and Rm have an equivalent byte, $1 \rightarrow T$	0010nnnnmmmm1100	1
DIV1 Rm,Rn		Single-step division (Rn/Rm)	0011nnnnmmmm0100	1
DIVOS Rm,Rn		MSB of Rn $\rightarrow$ Q, MSB of Rm $\rightarrow$ M, M^ Q $\rightarrow$ T	0010nnnnmmmm0111	1
DIV0U		$0 \rightarrow M/Q/T$	000000000011001	1
DMULS.L	Rm,Rn	Signed operation of	0011nnnnmmmm1101	2 to 5*

 $Rn \times Rm \rightarrow MACH$ , MACL  $32 \times 32 \rightarrow 64$  bits

If  $Rn = Rm, 1 \rightarrow T$ 

If  $Rn \ge Rm$  with

unsigned data,  $1 \rightarrow T$ 

0011nnnnmmmm0000

0011nnnnmmmm0010

1

Rev. 6.00 Jul. 15, 2009 Pa

REJ09

CMP/EQ Rm,Rn

CMP/HS Rm,Rn



11110.W1	, 1.11	extended → Rn		•
MAC.L @	PRm+,@Rn+	Signed operation of (Rn) × (Rm) + MAC $\rightarrow$ MAC, $32 \times 32 + 64 \rightarrow 64$ bits	0000nnnnmmm1111	2 to
MAC.W @	PRm+,@Rn+	Signed operation of (Rn) × (Rm) + MAC $\rightarrow$ MAC, 16 × 16 + 64 $\rightarrow$ 64 bits	0100nnnnmmm1111	2 to
MUL.L R	lm,Rn	$Rn \times Rm \rightarrow MACL$ $32 \times 32 \rightarrow 32 \text{ bits}$	0000nnnnmmm0111	2 to
MULS.W R	lm,Rn	Signed operation of Rn $\times$ Rm $\rightarrow$ MAC $16 \times 16 \rightarrow 32$ bits	0010nnnnmmm1111	1 (3
MULU.WR	lm,Rn	Unsigned operation of Rn $\times$ Rm $\rightarrow$ MAC 16 $\times$ 16 $\rightarrow$ 32 bits	0010nnnnmmm1110	1 (3
NEG Rm	ı,Rn	$0\text{-Rm} \to \text{Rn}$	0110nnnnmmmm1011	1
NEGC Rm	ı,Rn	$\begin{array}{l} \text{0-Rm-T} \rightarrow \text{Rn}, \\ \text{Borrow} \rightarrow \text{T} \end{array}$	0110nnnnmmm1010	1
SUB Rn	n,Rn	Rn-Rm  o Rn	0011nnnnmmmm1000	1
SUBC Rn	n,Rn	$\begin{array}{l} \text{Rn-Rm-T} \rightarrow \text{Rn}, \\ \text{Borrow} \rightarrow \text{T} \end{array}$	0011nnnnmmmm1010	1
Day 6.00	hd 45 0000 Da	40.46.040		
Rev. 6.00 J REJ09B023	Jul. 15, 2009 Pag 37-0600	ge 46 of 816 <b>RENE</b> S	SAS	

A byte in Rm is zero-

A word in Rm is zero-

 $\mathsf{extended} \to \mathsf{Rn}$ 

0110nnnnmmmm1100 **1** 

В

В

0110nnnnmmmm1101

EXTU.B Rm, Rn

EXTU.W Rm,Rn

1112.2	11 2 11 11 11 11 11 11 11 11 11 11 11 11	(R0 + GBR)	
NOT	Rm,Rn	$\sim$ Rm → Rn	0110nnnnmmmm0111 <b>1</b>
OR	Rm,Rn	$Rn \mid Rm \to Rn$	0010nnnnmmmm1011 <b>1</b>
OR	#imm,R0	$R0\mid imm \rightarrow R0$	11001011iiiiiiii <b>1</b>
OR.B	#imm,@(R0,GBR)	$(R0 + GBR) \mid imm \rightarrow$ (R0 + GBR)	11001111iiiiiiii <b>3</b>
TAS.B	@Rn	If (Rn) is 0, 1 $\rightarrow$ T; 1 $\rightarrow$ MSB of (Rn)	0100nnnn00011011 <b>4</b>
TST	Rm,Rn	Rn & Rm; if the result is 0, 1 $\rightarrow$ T	0010nnnnmmmm1000 <b>1</b>
TST	#imm,R0	R0 & imm; if the result is 0, 1 $\rightarrow$ T	11001000iiiiiiii <b>1</b>
TST.B	#imm,@(R0,GBR)	(R0 + GBR) & imm; if the result is 0, $1 \rightarrow T$	11001100iiiiiiii <b>3</b>
XOR	Rm,Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnmmmm1010 <b>1</b>
XOR	#imm,R0	R0 ^ imm $\rightarrow$ R0	11001010iiiiiiii <b>1</b>
XOR.B	#imm,@(R0,GBR)	$(R0 + GBR) \land imm \rightarrow$ (R0 + GBR)	11001110iiiiiiii <b>3</b>

Operation

AND.B #imm, @(R0,GBR) (R0 + GBR) & imm  $\rightarrow$ 

 $Rn \& Rm \rightarrow Rn$ 

 $R0 \& imm \rightarrow R0$ 

Code

0010nnnnmmmm1001 **1** 

11001001iiiiiiii **1** 

11001101iiiiiii **3** 

Cycles

Instruction

Rm,Rn

#imm,R0

AND

AND

SHLR2	2 Rn	$Rn >> 2 \rightarrow Rn$	0100nnnn00001001	1
SHLL8	8 Rn	$Rn \ll 8 \rightarrow Rn$	0100nnnn00011000	1
SHLR8	Rn	$Rn \gg 8 \rightarrow Rn$	0100nnnn00011001	1
SHLL1	.6 Rn	$Rn \ll 16 \rightarrow Rn$	0100nnnn00101000	1
SHLR1	.6 Rn	$Rn \gg 16 \rightarrow Rn$	0100nnnn00101001	1
• Bra	anch Instructions			
Instru	ction	Operation	Code	Execution
Instru		Operation	Code	Cycles
Instru BF	<b>ction</b> label	Operation  If $T = 0$ , disp $\times$ 2 + PC $\rightarrow$ PC; if $T = 1$ , nop	Code 10001011ddddddddd	
		If T = 0, disp $\times$ 2 + PC $\rightarrow$ PC;		Cycles 3/1*

Delayed branch, if T = 1, disp  $\times$  2 + PC  $\rightarrow$  PC; if T = 0, nop

 $\mathsf{T} \leftarrow \mathsf{Rn} \leftarrow \mathsf{0}$ 

 $0 \rightarrow Rn \rightarrow T$ 

 $Rn \ll 2 \rightarrow Rn$ 

SHLL

SHLR

SHLL2

Rn

Rn

Rn

BT/S label

REJ09B0237-0600

M

T

0100nnnn00000000 **1** 

0100nnnn00000001 **1** 

0100nnnn00001000 **1** 

10001101dddddddd **2/1**\*

Rev. 6.00 Jul. 15, 2009 Page 48 of 816

PC; if T = 0, nop



		$Rm \to PC$		
RTS		Delayed branch, $PR \rightarrow PC$	000000000001011	2
Note:	*	One cycle when the branch is not execu-	ted.	

# • System Control Instructions

JSR

@Rm

LDS.L @Rm+, MACL

Instruction	Operation	Code	Execution Cycles
CLRT	$0 \rightarrow T$	000000000001000	1
CLRMAC	$0 \rightarrow MACH, MACL$	000000000101000	1
LDC Rm, SR	$Rm \to SR$	0100mmmm00001110	6
LDC Rm,GBR	$Rm \to GBR$	0100mmmm00011110	4
LDC Rm, VBR	$Rm \to VBR$	0100mmmm00101110	4
LDC.L @Rm+,SR	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	0100mmmm00000111	8
LDC.L @Rm+,GBR	$(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm$	0100mmmm00010111	4
LDC.L @Rm+,VBR	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	0100mmmm00100111	4
LDS Rm, MACH	$Rm \to MACH$	0100mmmm00001010	1
LDS Rm, MACL	$Rm \to MACL$	0100mmmm00011010	1
LDS Rm,PR	$Rm \rightarrow PR$	0100mmmm00101010	1
LDS.L @Rm+,MACH	$(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	0100mmmm00000110	1

 $(Rm) \rightarrow MACL, Rm + 4 \rightarrow$ 

 $\mathsf{Rm}$ 

Delayed branch, PC  $\rightarrow$  PR, 0100mmmm00001011 2

REJ09

0100mmmm00010110

STC.L VBR,@-Rn	$Rn-4 \rightarrow Rn, VBR \rightarrow (Rn)$	0100nnnn00100011	1
STS MACH,Rn	$MACH \rightarrow Rn$	0000nnnn00001010	1
STS MACL, Rn	$MACL \rightarrow Rn$	0000nnnn00011010	1
STS PR,Rn	$PR \rightarrow Rn$	0000nnnn00101010	1
STS.L MACH,@-Rn	$Rn-4 \rightarrow Rn, MACH \rightarrow (Rn)$	0100nnnn00000010	1
STS.L MACL,@-Rn	$Rn-4 \rightarrow Rn, MACL \rightarrow (Rn)$	0100nnnn00010010	1
STS.L PR,@-Rn	$Rn-4 \rightarrow Rn, PR \rightarrow (Rn)$	0100nnnn00100010	1
TRAPA #imm	$PC/SR \rightarrow Stack area,$ (imm × 4 + VBR) $\rightarrow PC$	11000011iiiiiii	8
About the nur The table lists	ecution cycles until this LSI mber of execution cycles: s the minimum number of excles will be increased depen	xecution cycles. In pra	

 $VBR \rightarrow Rn$ 

 $Rn-4 \rightarrow Rn, SR \rightarrow (Rn)$ 

 $Rn-4 \rightarrow Rn, GBR \rightarrow (Rn)$ 

• When there is a conflict between instruction fetch and data access

by the instruction immediately after the load instruction.

• When the destination register of a load instruction (memory  $\rightarrow$  register) is a

0000nnnn00100010

0100nnnn00000011

0100nnnn00010011

1

1

1

cycles. In practice, the numb

Rev. 6.00 Jul. 15, 2009 Page 50 of 816

STC

VBR, Rn

STC.L SR,@-Rn

STC.L GBR, @-Rn




Figure 2.4 CPU State Transition

by SP. The start address of an exception handling routine is fetched from the exception handling vector table and a branch to the address is made to execute a program.

Then the processing state enters the program execution state.

- Program execution state
- The CPU executes programs sequentially.
- Power-down state

The CPU stops to reduce power consumption. The SLEEP instruction makes the CPU sleep mode or software standby mode.

Rev. 6.00 Jul. 15, 2009 Page 52 of 816

Replacement method: Least-recently-used (LRU) algorithm

### 3.1.1 Cache Structure

The cache holds both instructions and data and employs a 4-way set associative system. composed of four ways (banks), and each of which is divided into an address section an section. Each of the address and data sections is divided into 256 entries. The data of an called a line. Each line consists of 16 bytes (4 bytes  $\times$  4). The data capacity per way is 4 (16 bytes  $\times$  256 entries), with a total of 16 kbytes in the cache (4 ways).

Figure 3.1 shows the cache structure.




Figure 3.1 Cache Structure



Rev. 6.00 Jul. 15, 2009 Pa

2009 Pa

**Data Array:** Holds 16-byte instruction and data. Entries are registered in the cache in lin (16 bytes). The data array is not initialized by a power-on reset.

**LRU:** With the 4-way set associative system, up to four instructions or data with the sam address can be registered in the cache. When an entry is registered, LRU shows which of ways it is registered in. There are six LRU bits, controlled by hardware. The least-recentl (LRU) algorithm is used to select the way.

When a cache miss occurs, six LRU bits indicate the way to be replaced. If a bit pattern of those listed in table 3.1 is set in the LRU bits by software, the cache will not function corn When changing the LRU bits by software, set one of the patterns listed in table 3.1.

The LRU bits are initialized to 000000 by a power-on reset.

Table 3.1 LRU and Way to be Replaced

LRU (Bits 5 to 0)	Way to be Replaced
000000, 000100, 010100, 100000, 110000, 110100	3
000001, 000011, 001011, 100001, 101001, 101011	2
000110, 000111, 001111, 010110, 011110, 011111	1
111000, 111001, 111011, 111100, 111110, 111111	0

REJ09B0237-0600



H'80000000 to H'9FFFFFF	P1	Cacheable	CB bit in CCR1
H'A0000000 to H'BFFFFFF	P2	Non cacheable	_
H'C0000000 to H'DFFFFFF	P3	Cacheable	WT bit in CCR
H'E0000000 to H'FFFFFFF	P4	Non cacheable (internal I/O)	_

write-back mode). Programs that change the contents of CCR1 should be placed in the ac space that is not cached.

Initial

Bit	Bit Name	Value	R/W	Description
31 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write v should always be 0.
3	CF	0	R/W	Cache Flush
				Writing 1 flushes all cache entries meaning to clears the V, U, and LRU bits of all cache er 0. This bit is always read as 0. Write-back to memory is not performed when the cache is
2	СВ	0	R/W	Write-Back
				Indicates the cache operating mode for H'80 to H'9FFFFFFF.
				0: Write-through mode
				1: Write-back mode
1	WT	0	R/W	Write-Through
				Indicates the cache operating mode for H'00 to H'7FFFFFFF and H'C0000000 to H'DFFF
				0: Write-back mode
				1: Write-through mode



## 3.3.1 Searching Cache

If the cache is enabled (the CE bit in CCR1 is set to 1), whenever an instruction or data H'00000000 to H'7FFFFFFF, H'8000000 to H'9FFFFFFF, and H'C0000000 to H'DFFFF accessed, the cache will be searched to see if the desired instruction or data is in the cache 3.2 illustrates the method by which the cache is searched.

Entries are selected using bits 11 to 4 of the memory access address and the tag address entry is read. The address comparison is performed on all four ways. When the comparison a match and the selected entry is valid (V = 1), a cache hit occurs. When the comparison show a match or the selected entry is not valid (V = 0), a cache miss occurs. Figure 3.2 son way 1.

Rev. 6.00 Jul. 15, 2009 Pa




Figure 3.2 Cache Search Scheme

### 3.3.2 Read Access

**Read Hit:** In a read access, instructions and data are transferred from the cache to the CF LRU bits are updated so that they point to the most recently hit way.

**Read Miss:** An external bus cycle starts and the entry is updated. The way to be replaced in table 3.1. Data is updated in units of 16 bytes by updating the entry. When the desired instruction or data is loaded from external memory to the cache, the instruction or data is transferred to the CPU in parallel. When it is loaded to the cache, the U bit is cleared to 0 bit is set to 1, the LRU bits are updated so that they point to the most recently hit way. W bit of the entry which is to be replaced by entry updating in write-back mode is 1, the cac update cycle starts after the entry is transferred to the write-back buffer. After the cache of its update cycle, the write-back buffer writes the entry back to the memory. Transfer is in units.

Rev. 6.00 Jul. 15, 2009 Page 58 of 816 REJ09B0237-0600



is to be replaced by entry updating is 1, the cache-update cycle starts after the entry has transferred to the write-back buffer. Data is written to the cache and the U bit and the V to 1. The LRU bits are updated to indicate that the replaced way is the most recently update the cache has completed its update cycle, the write-back buffer writes the entry back memory. Transfer is in 16-byte units. In write-through mode, no write to cache occurs in miss; the write is only to the external memory.

# 3.3.4 Write-Back Buffer

When the U bit of the entry to be replaced in write-back mode is 1, the entry must be write to the external memory. To increase performance, the entry to be replaced is first transfer write-back buffer and fetching of new entries to the cache takes priority over writing bar external memory. After the fetching of new entries to the cache completes, the write-back writes the entry back to the external memory. During the write-back cycles, the cache cache accessed. The write-back buffer can hold one line of cache data (16 bytes) and its physical address. Figure 3.3 shows the configuration of the write-back buffer.




Figure 3.3 Write-Back Buffer Configuration

## 3.3.5 Coherency of Cache and External Memory

Coherency between the cache and the external memory must be ensured by software. We memory shared by this LSI and another device is allocated to a cacheable address space and write back the cache by accessing the memory-mapped cache, as required. Memory shared by the CPU, DMAC, and E-DMAC of this LSI should also be handled in this was



Rev. 6.00 Jul. 15, 2009 Pa

specified. The address field specifies information for selecting the entry to be accessed; the field specifies the tag address, V bit, U bit, and LRU bits to be written to the address arrange.

In the address field, specify the entry address for selecting the entry, W for selecting the for enabling or disabling the associative operation, and H'F0 for indicating address array As for W, 00 indicates way 0, 01 indicates way 1, 10 indicates way 2, and 11 indicates w

In the data field, specify the tag address, LRU bits, U bit, and V bit. Always clear the upp bits (bits 31 to 29) of the tag address to 0. Figure 3.4 shows the address and data formats. following three operations are available in the address array.

**Address-Array Read:** Read the tag address, LRU bits, U bit, and V bit for the entry that corresponds to the entry address and way specified by the address field of the read instruction reading, the associative operation is not performed, regardless of whether the associative bit) specified in the address is 1 or 0.

Address-Array Write (Non-Associative Operation): Write the tag address, LRU bits, V bit, specified by the data field of the write instruction, to the entry that corresponds to taddress and way as specified by the address field of the write instruction. Ensure that the associative bit (A bit) in the address field is set to 0. When writing to a cache line for whit bit = 1 and the V bit = 1, write the contents of the cache line back to memory, then write taddress, LRU bits, U bit, and V bit specified by the data field of the write instruction. When the cache line back to memory is the saddress, LRU bits, U bit, and V bit specified by the data field of the write instruction.

written to the V bit, 0 must also be written to the U bit for that entry.

The data array is allocated to H'F1000000 to H'F1FFFFF. To access a data array, the 3 address field (for read/write accesses) and 32-bit data field (for write accesses) must be The address field specifies information for selecting the entry to be accessed; the data fi specifies the longword data to be written to the data array.

In the address field, specify the entry address for selecting the entry, L for indicating the position within the (16-byte) line, W for selecting the way, and HF1 for indicating data access. As for L, 00 indicates longword 0, 01 indicates longword 1, 10 indicates longword and 11 indicates longword 3. As for W, 00 indicates way 0, 01 indicates way 1, 10 indicates way 2, and 11 indicates way 3.

Since access size of the data array is fixed at longword, bits 1 and 0 of the address field set to 00.

Figure 3.4 shows the address and data formats.

The following two operations on the data array are available. The information in the add is not affected by these operations.

**Data-Array Read:** Read the data specified by L of the address field, from the entry that corresponds to the entry address and the way that is specified by the address field.

**Data-Array Write:** Write the longword data specified by the data field, to the position by L of the address field, in the entry that corresponds to the entry address and the way by the address field.

0 0 0	Tag a	ddress (28 to 10)		LRU	Х	Х
Data array access	(both read and write ac	ccesses)				
(a) Address specif	•	,				
31	24 23		14 13 12	11 4	1 3	2
1111	I 0001	**	W	Entry address	L	П
(b) Data specifica 31	tion					
		Longword	ı			

Figure 3.4 Specifying Address and Data for Memory-Mapped Cache Acces



```
; R1=H'F0000088; address array access, entry=B'00001000, A=1 ;  \label{eq:mov_l} \text{MOV.L R0,@R1}
```

**Reading Data of Specific Entry:** The data section of a specific entry can be read from memory-mapped cache access. The longword indicated in the data field of the data array figure 3.4 is read into the register. In the example shown below, R0 specifies the address shows what is read.

```
; R0=H'F100004C; data array access, entry=B'00000100
; Way = 0, longword address = 3
;
MOV.L @R0,R1 ; Longword 3 is read.
```

Rev. 6.00 Jul. 15, 2009 Page 64 of 816 REJ09B0237-0600



- Address

  HIESSE COOO to HIESSE FEE
  - H'E55F\_C000 to H'E55F\_FFFF
  - Priority

The U memory can be accessed from the I bus by the DMAC and E-DMAC and from bus by the CPU. In the event of simultaneous accesses from different buses, the acceprocessed according to the priority. The priority is: I bus > L bus.

# 4.2 Usage Notes

In sleep mode, the U memory cannot be accessed by the DMAC and E-DMAC.

Rev. 6.00 Jul. 15, 2009 Page 66 of 816 REJ09B0237-0600



#### **Table 5.1 Types of Exceptions and Priority**

**Exception Source** 

Exception

Reset	Power-on reset				
	H-UDI reset				
Interrupt	User break (break before instruction execution)				
Address error	CPU address error (instruction fetch)				
Instruction	General illegal in	nstructions (undefined code)			
	Illegal slot instruction (undefined code placed immediately after a delayed branch instruction*¹ or instruction that changes the PC value*²)				
	Trap instruction (TRAPA instruction)				
Address error	CPU address er	ror (data access)			
Interrupt	User break (break after instruction execution or operand break)				
	NMI				
	H-UDI				
	IRQ				
	On-chip	Watchdog timer (WDT)			
	peripheral modules	Ether controller (EtherC and E-DMAC)			
		Compare match timer 0 and 1 (CMT0 and CMT1)			
		Serial communication interface with FIFO (SCIF0, SCIF1, and SCIF2)			

Host interface (HIF)

The exceptions are detected and the exception handling starts according to the timing sho table 5.2.

Table 5.2 **Timing for Exception Detection and Start of Exception Handling** 

Exception		Timing of Source Detection and Start of Exception Ha
Reset Power-on reset		Started when the $\overline{\text{RES}}$ pin changes from low to high or wh WDT overflows.
	H-UDI reset	Started when the reset assert command and the reset neg command are input to the H-UDI in this order.
Address error Interrupt		Detected during the instruction decode stage and started
		execution of the current instruction is completed.
Instruction	Trap instruction	Started by the execution of the TRAPA instruction.
	General illegal instructions	Started when an undefined code placed at other than a de (immediately after a delayed branch instruction) is decode
	Illegal slot instructions	Started when an undefined code placed at a delay slot (immediately after a delayed branch instruction) or an inst that changes the PC value is detected.

When exception handling starts, the CPU operates

stack pointer (SP) are fetched from the exception handling vector table (PC from the address) H'A0000000 and SP from the address H'A0000004). For details, see section 5.1.3, Excep Handling Vector Table. H'00000000 is then written to the vector base register (VBR), and (B'1111) is written to the interrupt mask bits (I3 to I0) in the status register (SR). The pro starts from the PC address fetched from the exception handling vector table.

**Exception Handling Triggered by Reset:** The initial values of the program counter (PC





All exception sources are given different vector numbers and vector table address offset vector table addresses are calculated from these vector numbers and vector table address. During exception handling, the start addresses of the exception handling routines are fet the exception handling vector table that is indicated by this vector table address.

Table 5.3 shows the vector numbers and vector table address offsets. Table 5.4 shows he table addresses are calculated.

Table 5.3 Vector Numbers and Vector Table Address Offsets

H-UDI

<b>Exception Hand</b>	ling Source	<b>Vector Number</b>	Vector Table Address Of	
Power-on reset	PC	0	H'00000000 to H'00000003	
H-UDI reset	SP	1	H'00000004 to H'00000007	
(Reserved by sys	stem)	2	H'00000008 to H'0000000E	
		3	H'0000000C to H'0000000	
General illegal in	struction	4	H'00000010 to H'00000013	
(Reserved by sys	stem)	5	H'00000014 to H'00000017	
Illegal slot instruction		6	H'00000018 to H'0000001E	
(Reserved by sys	stem)	7	H'0000001C to H'0000001	
		8	H'00000020 to H'00000023	
CPU address erro	or	9	H'00000024 to H'00000027	
(Reserved by system)		10	H'00000028 to H'0000002E	
Interrupt	NMI	11	H'0000002C to H'0000002	
	User break	12	H'00000030 to H'00000033	

13

REJ09

H'00000034 to H'00000037

	(Reserved by system)	68	H'00000110 to H'00000113	
		:	:	
		79	H'0000013C to H'0000013F	
	IRQ4	80	H'00000140 to H'00000143	
	IRQ5	81	H'00000144 to H'00000147	
	IRQ6	82	H'00000148 to H'0000014B	
	IRQ7	83	H'0000014C to H'0000014F	
On-chip peripheral module*		84	H'00000120 to H'00000124	
		:	:	
		255	H'000003FC to H'000003FF	
Note: * For details on the vector numbers and vector table address offsets of on-chi module interrupts, see table 6.2, Interrupt Exception Handling Vectors and F section 6, Interrupt Controller (INTC).				
T 11 7 4				

IRQ2

IRQ3

**Table 5.4 Calculating Exception Handling Vector Table Addresses** 

66

67

H'00000108 to H'0000010B

H'0000010C to H'0000010F H'00000110 to H'00000113

= H'A0000000 + (vector number)  $\times$  4 = VBR + (vector table address offset

= VBR + (vector number) × 4

Address errors, interrupts, instructions	Vector table address
Notes: 1. VBR: Vector base	register

- 2. Vector table address offset: See table 5.3.
- 3. Vector number: See table 5.3.

Rev. 6.00 Jul. 15, 2009 Page 70 of 816



**Vector Table Address Calculation** 

Vector table address = H'A0000000 + (vector table address

**Exception Source** 

Resets

Туре	RES	WD1 Overflow	H-UDI Command	CPU, INTC	Peripheral Module
Power-on reset	Low	_	_	Initialized	Initialized
	High	Overflow	_	Initialized	Initialized
H-UDI reset	High	Not overflowed	Reset assert command	Initialized	Initialized

#### 5.2.2 Power-On Reset

reset state. To reliably reset this LSI, the RES pin should be kept low for at least the osc settling time when applying the power or when in standby mode (when the clock is halte least 20 tcyc when the clock is operating. During the power-on reset state, CPU internal all registers of on-chip peripheral modules are initialized.

**Power-On Reset by RES Pin:** When the RES pin is driven low, this LSI enters the pow

In the power-on reset state, power-on reset exception handling starts when driving the R high after driving the pin low for the given time. The CPU operates as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched fro exception handling vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vec
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits of the status register (SR) are set to H'F (B'1111).
- 4. The values fetched from the exception handling vector table are set in PC and SP, th program starts.

Be certain to always perform power-on reset exception handling when turning the system on.



Rev. 6.00 Jul. 15, 2009 Pa REJ09

On-Chip

PFC. Initia Initia Initia

- 2. The initial value of the stack pointer (SP) is fetched from the exception handling vect
  - of the status register (SR) are set to H'F (B'1111).

    4. The values fetched from the exception handling vector table are set in the PC and SP, program starts

3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (

4. The values fetched from the exception handling vector table are set in the PC and SI program starts.

# 5.2.3 H-UDI Reset

The H-UDI reset is generated by issuing the H-UDI reset assert command. The CPU oper described below. For details, see section 21, User Debugging Interface (H-UDI).

- 1. The initial value (execution start address) of the program counter (PC) is fetched from
- exception handling vector table.

  2. The initial value of the stack pointer (SP) is fetched from the exception handling vect
- Ine initial value of the stack pointer (SP) is retiched from the exception handling vect
   The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bits (in the status register (SR) are set to H'F (B'1111)
- in the status register (SR) are set to H'F (B'1111).4. The values fetched from the exception handling vector table are set in PC and SP, the program starts.



Instruction	CPU	Instruction fetched from even address	None (normal)
fetch		Instruction fetched from odd address	Address error
Data CP read/write	CPU	Word data accessed from even address	None (normal)
		Word data accessed from odd address	Address error
		Longword data accessed from a longword boundary	None (normal)
		Longword data accessed from other than a long-word boundary	Address error

#### 5.3.2 **Address Error Exception Source**

When an address error exception is generated, the bus cycle which caused the address er the current instruction finishes, and then the address error exception handling starts. The operates as follows:

- 1. The status register (SR) is saved to the stack.
- 2. The program counter (PC) is saved to the stack. The PC value to be saved is the star of the instruction which caused an address error exception. When the instruction tha
  - placed immediately before the delay slot.
- 3. The start address of the exception handling routine is fetched from the exception har vector table that corresponds to the generated address error, and the program starts e from that address. This branch is not a delayed branch.



the exception is placed in the delay slot, the address of the delayed branch instruction

MI	NMI pin (external input)		
ser break	User break controller (UBC)		
-UDI	User debug interface (H-UDI)		
RQ	IRQ0 to IRQ7 pins (external input)	8	
n-chip peripheral module	Watchdog timer (WDT)	1	
	Ether controller (EtherC and E-DMAC)	1	
	Compare match timer (CMT0 and CMT1)	2	
	Serial communication interface with FIFO (SCIF0, SCIF1, and SCIF2)	12	
	Host interface (HIF)	2	
	Direct memory access controller (DMAC0, DMAC1, DMAC2, and DMAC3)	4	
	Serial I/O with FIFO (SIOF)	1	

All interrupt sources are given different vector numbers and vector table address offsets. details on vector numbers and vector table address offsets, see table 6.2, Interrupt Except Handling Vectors and Priorities in section 6, Interrupt Controller (INTC).





set are 0 to 15. Level 16 cannot be set. For details on IPRA to IPRG, see section 6.3.4, I Priority Registers A to G (IPRA to IPRG).

**Table 5.8** Interrupt Priority

Priority Level	Comment
16	Fixed priority level. Cannot be maske
15	Fixed priority level. Can be masked.
15	Fixed priority level.
0 to 15	Set with interrupt priority level setting
	through G (IPRA to IPRG).
	16 15 15

# 5.4.3 Interrupt Exception Handling

When an interrupt occurs, the interrupt controller (INTC) ascertains its priority level. No always accepted, but other interrupts are only accepted if they have a priority level high priority level set in the interrupt mask bits (I3 to I0) of the status register (SR).

When an interrupt is accepted, exception handling begins. In interrupt exception handling CPU saves SR and the program counter (PC) to the stack. The priority level of the accept interrupt is written to bits I3 to I0 in SR. Although the priority level of the NMI is 16, the in bits I3 to I0 is H'F (level 15). Next, the start address of the exception handling routine from the exception handling vector table for the accepted interrupt, and program execution branches to that address and the program starts. For details on the interrupt exception has section 6.6, Interrupt Operation.

Illegal slot instructions*	Undefined code placed immediately after a delayed branch instruction (delay slot) or instructions that changes the PC value

BF/S, BT/S, BSRF, BRAF, LDC Rm, LDC.L @Rm+,SR

Delayed branch instructions: JMP, J

BSR, RTS, RTE, BF/S, BT/S, BSRF,

Instructions that changes the PC val

JSR, BRA, BSR, RTS, RTE, BT, BF,

TIME HIGH GOLOTT

General illegal

instructions\*

Note:

5.5.2 Trap Instructions

# When a TRAPA instruction is executed, the trap instruction exception handling starts. The

operates as follows:

1. The status register (SR) is saved to the stack.

H'FFFF are decoded.

- 2. The program counter (PC) is saved to the stack. The PC value saved is the start addre
- instruction to be executed after the TRAPA instruction.
- The CPU reads the start address of the exception handling routine from the exception vector table that corresponds to the vector number specified in the TRAPA instruction program execution branches to that address, and then the program starts. This branch delayed branch.

Undefined code anywhere

besides in a delay slot

RENESAS

The operation is not guaranteed when undefined instructions other than H'FC0

REJ09B0237-0600

Rev. 6.00 Jul. 15, 2009 Page 76 of 816

- rewrites the PC.
- 3. The start address of the exception handling routine is fetched from the exception har vector table that corresponds to the exception that occurred. Program execution bran that address and the program starts. This branch is not a delayed branch.

### 5.5.4 General Illegal Instructions

When an undefined code placed anywhere other than immediately after a delayed branc instruction (i.e., in a delay slot) is decoded, general illegal instruction exception handlin The CPU handles the general illegal instructions in the same procedures as in the illegal instructions. Unlike processing of illegal slot instructions, however, the program counte is stacked is the start address of the undefined code.



Instruction in delay slot	×*²	_	×* <sup>2</sup>	_
Immediately after interrupt disabled instruction* <sup>1</sup>	$\sqrt{}$	V	V	V
[Legend]				
√: Accepted				
x: Not accepted				

-: Does not occur

- Notes: 1. Interrupt disabled instructions: LDC, LDC, LTC, STC, LDS, LDS, LDS, LSL, STS, a
  - 2. An exception is accepted before the execution of a delayed branch instruction.

Occurrence Timing

- - instruction).

- disabled instruction (before the execution two instructions after an interrupt dis

- 4. An exception is accepted after the execution of the next instruction of an interr
- delay slot of the RTE instruction, correct operation is not guaranteed. 3. An exception is accepted after a delayed branch (between instructions in the c and the branch destination).

Address

Error

Illegal

Instruction

Trap

Slot Illegal

Instruction

Instruction




Inte ×\*3

However, when an address error or a slot illegal instruction exception occurs in

Rev. 6.00 Jul. 15, 2009 Page 78 of 816

RENESAS



	SR	32 bits
_	L	Ţ

Rev. 6.00 Jul. 15, 2009 Page 80 of 816

REJ09B0237-0600



stack is accessed during exception handling.

#### 5.8.3 Address Errors Caused by Stacking for Address Error Exception Handli

When the SP value is not a multiple of 4, an address error will occur when stacking for a

handling (interrupts, etc.) and address error exception handling will start after the first e handling is ended. Address errors will also occur in the stacking for this address error ex handling. To ensure that address error exception handling does not go into an endless lo address errors are accepted at that point. This allows program control to be passed to the routine for address error exception and enables error processing.

When an address error occurs during exception handling stacking, the stacking bus cycle executed. When stacking the SR and PC values, the SP values for both are subtracted by therefore, the SP value is still not a multiple of 4 after the stacking. The address value or during stacking is the SP value whose lower two bits are cleared to 0. So the write data undefined.

#### 5.8.4 **Notes on Slot Illegal Instruction Exception Handling**

Some specifications on slot illegal instruction exception handling in this LSI differ from the conventional SH2.

- Conventional SH2: Instructions LDC Rm,SR and LDC.L @Rm+,SR are not subject illegal instructions.
- This LSI: Instructions LDC Rm, SR and LDC.L @Rm+, SR are subject to the slot ille instructions.

The supporting status on our software products regarding this note is as follows:



Rev. 6.00 Jul. 15, 2009 Pa

### 3. Others

The slot illegal instruction exception handling may be generated in this LSI in a case instruction is described in assembler or when the middleware of the object is introduct. Note that a check-up program (checker) to pick up this instruction is available on our Download and utilize this checker as needed.

Rev. 6.00 Jul. 15, 2009 Page 82 of 816

REJ09B0237-0600





Rev. 6.00 Jul. 15, 2009 Pa




Figure 6.1 INTC Block Diagram

Rev. 6.00 Jul. 15, 2009 Page 84 of 816 REJ09B0237-0600



# 6.3 Register Descriptions

The interrupt controller has the following registers. For details on the addresses of these and the states of these registers in each processing state, see section 24, List of Registers

- Interrupt control register 0 (ICR0)
- IRQ control register (IRQCR)
- IRQ status register (IRQSR)
- Interrupt priority register A (IPRA)
- Interrupt priority register B (IPRB)
- Interrupt priority register C (IPRC)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt priority register F (IPRF)
- Interrupt priority register G (IPRG)

Rev. 6.00 Jul. 15, 2009 Pa

				0: State of the NMI input is low
				1: State of the NMI input is high
14 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write versions should always be 0.
8	NMIE	0	R/W	NMI Edge Select
				0: Interrupt request is detected on the falling the NMI input
				1: Interrupt request is detected on the rising the NMI input
7 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write versions should always be 0.

Rev. 6.00 Jul. 15, 2009 Page 86 of 816 REJ09B0237-0600

237-0000



				<ol> <li>Interrupt request is detected at the ris of pin IRQ7</li> </ol>
				<ol> <li>Interrupt request is detected at both the and rising edges of pin IRQ7</li> </ol>
13	IRQ61S	0	R/W	IRQ6 Sense Select
12	IRQ60S	0	R/W	Set the interrupt request detection mode for IRQ6.
				00: Interrupt request is detected at the low pin IRQ6
				01: Interrupt request is detected at the fal

pin IRQ7

of pin IRQ7

of pin IRQ6

of pin IRQ6

01: Interrupt request is detected at the fall

10: Interrupt request is detected at the ris

11: Interrupt request is detected at both the and rising edges of pin IRQ6

REJ09

Rev. 6.00 Jul. 15, 2009 Pa

				<ol> <li>Interrupt request is detected at both the and rising edges of pin IRQ5</li> </ol>
9	IRQ41S	0	R/W	IRQ4 Sense Select
8	IRQ40S	0	R/W	Set the interrupt request detection mode for IRQ4.
				00: Interrupt request is detected at the low pin IRQ4
				01: Interrupt request is detected at the fallio of pin IRQ4
				<ol> <li>Interrupt request is detected at the risir of pin IRQ4</li> </ol>
				11: Interrupt request is detected at both the and rising edges of pin IRQ4
7	IRQ31S	0	R/W	IRQ3 Sense Select
6	IRQ30S	0	R/W	Set the interrupt request detection mode for IRQ3.
				00: Interrupt request is detected at the low pin IRQ3
				01: Interrupt request is detected at the fallio of pin IRQ3

Rev. 6.00 Jul. 15, 2009 Page 88 of 816

REJ09B0237-0600



10: Interrupt request is detected at the risir

 Interrupt request is detected at both the and rising edges of pin IRQ3

of pin İRQ3

				11: Interrupt request is detected at both the and rising edges of pin IRQ2
3	IRQ11S	0	R/W	IRQ1 Sense Select
2	IRQ10S	0	R/W	Set the interrupt request detection mode for IRQ1.
				00: Interrupt request is detected at the low pin IRQ1
				01: Interrupt request is detected at the fal of pin IRQ1
				<ol> <li>Interrupt request is detected at the ris of pin IRQ1</li> </ol>
				<ol> <li>Interrupt request is detected at both the and rising edges of pin IRQ1</li> </ol>
1	IRQ01S	0	R/W	IRQ0 Sense Select
0	IRQ00S	0	R/W	Set the interrupt request detection mode for IRQ0.
				00: Interrupt request is detected at the low pin IRQ0
				01: Interrupt request is detected at the fal of pin IRQ0
				<ol> <li>Interrupt request is detected at the ris of pin IRQ0</li> </ol>
				<ol> <li>Interrupt request is detected at both the and rising edges of pin IRQ0</li> </ol>

				0: State of pin IRQ6 is low
				1: State of pin IRQ6 is high
13	IRQ5L	0/1	R	Indicates the state of pin IRQ5.
				0: State of pin IRQ5 is low
				1: State of pin IRQ5 is high
12	IRQ4L	0 or 1	R	Indicates the state of pin IRQ4.
				0: State of pin IRQ4 is low
				1: State of pin IRQ4 is high
11	IRQ3L	0 or 1	R	Indicates the state of pin IRQ3.
				0: State of pin IRQ3 is low
				1: State of pin IRQ3 is high
10	IRQ2L	0 or 1	R	Indicates the state of pin IRQ2.
				0: State of pin IRQ2 is low
				1: State of pin IRQ2 is high
9	IRQ1L	0 or 1	R	Indicates the state of pin IRQ1.
				0: State of pin IRQ1 is low
				1: State of pin IRQ1 is high
8	IRQ0L	0 or 1	R	Indicates the state of pin IRQ0.
				0: State of pin IRQ0 is low
				1: State of pin IRQ0 is high



				[Clearing conditions]
				— Writing 0 after reading IRQ7F = 1
				<ul> <li>Accepting an IRQ7 interrupt</li> </ul>
				1: An IRQ7 interrupt request has been dete
				[Setting condition]
				Detecting the specified edge of pin IRQ
6	IRQ6F	0	R/W	Indicates the status of an IRQ6 interrupt re-
				When level detection mode is selected
				0: An IRQ6 interrupt has not been detected
				[Clearing condition]
				Driving pin IRQ6 high
				1: An IRQ6 interrupt has been detected
				[Setting condition]
				Driving pin IRQ6 low
				When edge detection mode is selected

• When edge detection mode is selected 0: An IRQ7 interrupt has not been detected

0: An IRQ6 interrupt has not been detected

- Writing 0 after reading IRQ6F = 1 Accepting an IRQ6 interrupt

Detecting the specified edge of pin IRQ6

Rev. 6.00 Jul. 15, 2009 Pa

[Clearing conditions]

[Setting condition]

				When edge detection mode is selected
				0: An IRQ5 interrupt has not been detected
				[Clearing conditions]
				— Writing 0 after reading IRQ5F = 1
				<ul> <li>Accepting an IRQ5 interrupt</li> </ul>
				1: An IRQ5 interrupt request has been detect
				[Setting condition]
				Detecting the specified edge of pin IRQ5
4	IRQ4F	0	R/W	Indicates the status of an IRQ4 interrupt requ
				When level detection mode is selected
				0: An IRQ4 interrupt has not been detected
				[Clearing condition]

Rev. 6.00 Jul. 15, 2009 Page 92 of 816

RENESAS

Driving pin IRQ4 high

[Setting condition]
Driving pin IRQ4 low

[Clearing conditions]

[Setting condition]

1: An IRQ4 interrupt has been detected

When edge detection mode is selected
 O: An IRQ4 interrupt has not been detected

Writing 0 after reading IRQ4F = 1
 Accepting an IRQ4 interrupt
 1: An IRQ4 interrupt request has been detect

Detecting the specified edge of pin IRQ4

				— Writing 0 after reading IRQ3F = 1
				<ul> <li>Accepting an IRQ3 interrupt</li> </ul>
				1: An IRQ3 interrupt request has been dete
				[Setting condition]
				Detecting the specified edge of pin IRC
2	IRQ2F	0	R/W	Indicates the status of an IRQ2 interrupt re
				When level detection mode is selected
				0: An IRQ2 interrupt has not been detected
				[Clearing condition]
				Driving pin IRQ2 high
				1: An IRQ2 interrupt has been detected

• When edge detection mode is selected 0: An IRQ2 interrupt has not been detected

- Writing 0 after reading IRQ2F = 1 - Accepting an IRQ2 interrupt

When edge detection mode is selected 0: An IRQ3 interrupt has not been detected

[Clearing conditions]

[Setting condition] Driving pin IRQ2 low

[Clearing conditions]

[Setting condition]

REJ09

Rev. 6.00 Jul. 15, 2009 Pa

				When edge detection mode is selected
				0: An IRQ1 interrupt has not been detected
				[Clearing conditions]
				— Writing 0 after reading IRQ1F = 1
				<ul> <li>Accepting an IRQ1 interrupt</li> </ul>
				1: An IRQ1 interrupt request has been detect
				[Setting condition]
				Detecting the specified edge of pin IRQ1
0	IRQ0F	0	R/W	Indicates the status of an IRQ0 interrupt requ
				When level detection mode is selected
				0: An IRQ0 interrupt has not been detected
				[Clearing condition]
				Driving pin IRQ0 high
				1: An IRQ0 interrupt has been detected

Rev. 6.00 Jul. 15, 2009 Page 94 of 816

REJ09B0237-0600

RENESAS

[Setting condition]
Driving pin IRQ0 low

[Clearing conditions]

[Setting condition]

When edge detection mode is selected
O: An IRQ0 interrupt has not been detected

Writing 0 after reading IRQ0F = 1
 Accepting an IRQ0 interrupt
 1: An IRQ0 interrupt request has been detect

Detecting the specified edge of pin IRQ0

-	IPR14	0	R/W	Source	; <b>.</b>
}	IPR13	0	R/W	0000:	Priority level 0 (lowest)
	IPR12	0	R/W	0001:	Priority level 1
	IPR12	U	m/ VV	0010:	Priority level 2
				0011:	Priority level 3
				0100:	Priority level 4
				0101:	Priority level 5
				0110:	Priority level 6
				0111:	Priority level 7
				1000:	Priority level 8
				1001:	Priority level 9
				1010:	Priority level 10
				1011:	Priority level 11
				1100:	Priority level 12
				1101:	Priority level 13
				1110:	Priority level 14
				1111:	Priority level 15 (highest)

15

14 13 12 IPR15

REJ09

Set priority levels for the corresponding inte

				0111: Priority level 7
				1000: Priority level 8
				1001: Priority level 9
				1010: Priority level 10
				1011: Priority level 11
				1100: Priority level 12
				1101: Priority level 13
				1110: Priority level 14
				1111: Priority level 15 (highest)
7	IPR7	0	R/W	Set priority levels for the corresponding interr
6	IPR6	0	R/W	source.
5	IPR5	0	R/W	0000: Priority level 0 (lowest)
4	IPR4	0	R/W	0001: Priority level 1
7	11 114	U	1 t/ <b>V V</b>	0010: Priority level 2
				0011: Priority level 3
				0100: Priority level 4
				0101: Priority level 5
				0110: Priority level 6
				0111: Priority level 7
				1000: Priority level 8
				1001: Priority level 9
				1010: Priority level 10
				1011: Priority level 11
				1100: Priority level 12
				1101: Priority level 13

1110: Priority level 14

1111: Priority level 15 (highest)

0111:	Priority level 7
1000:	Priority level 8
1001:	Priority level 9
1010:	Priority level 10
1011:	Priority level 11
1100:	Priority level 12
1101:	Priority level 13
1110:	Priority level 14
1111:	Priority level 15 (highest)

Note: Name in the tables above is represented by a general name. Name in the list of r on the other hand, represented by a module name.

# **6.4** Interrupt Sources

### **6.4.1** External Interrupts

There are five types of interrupt sources: User break, NMI, H-UDI, IRQ, and on-chip per modules. Individual interrupts are given priority levels (0 to 16, with 0 the lowest and 1. highest). Giving an interrupt a priority level of 0 masks it.

**NMI Interrupt:** The NMI interrupt is given a priority level of 16 and is always accepte interrupt is detected at the edge of the pins. Use the NMI edge select bit (NMIE) in intercontrol register 0 (ICR0) to select either the rising or falling edge. In the NMI interrupt handler, the interrupt mask level bits (I3 to I0) in the status register (SR) are set to level



the following change on the IRQ pin is detected: from high to low in falling edge detection from low to high in rising edge detection mode, and from low to high or from high to low edge detection mode. The IRQ interrupt request by detecting the change on the pin is held interrupt request is accepted. It is possible to confirm that an IRQ interrupt request has be detected by reading the IRQ flags (IRQ7F to IRQ0F) in the IRQ status register (IRQSR). interrupt request by detecting the change on the pin can be withdrawn by writing 0 to an after reading 1.

In the case that the edge detection is selected, an interrupt request signal is sent to the five

In the IRQ interrupt exception handling, the interrupt mask bits (I3 to I0) in the status reg (SR) are set to the priority level value of the accepted IRQ interrupt. Figure 6.2 shows the diagram of the IRQ7 to IRQ0 interrupts.




Figure 6.2 Block Diagram of IRQ7 to IRQ0 Interrupts Control

REJ09B0237-0600



#### 6.4.3 User Break Interrupt

A user break interrupt has a priority level of 15, and occurs when the break condition se user break controller (UBC) is satisfied. User break interrupt requests are detected by each held until accepted. User break interrupt exception handling sets the interrupt mask leve to I0) in the status register (SR) to level 15. For more details on the user break interrupt, section 20, User Break Controller (UBC).

### 6.4.4 H-UDI Interrupt

User debugging interface (H-UDI) interrupt has a priority level of 15, and occurs when interrupt instruction is serially input. H-UDI interrupt requests are detected by edge and until accepted. H-UDI exception handling sets the interrupt mask level bits (I3-I0) in the register (SR) to level 15. For more details on the H-UDI interrupt, see section 21, User I Interface (H-UDI).



Rev. 6.00 Jul. 15, 2009 Pa

IRQ interrupts and on-chip peripheral module interrupt priorities can be set freely between and 15 for each pin or module by setting interrupt priority registers A to G (IPRA to IPRO However, when interrupt sources whose priority levels are allocated with the same IPR a requested, the interrupt of the smaller vector number has priority. This priority cannot be Priority levels of IRQ interrupts and on-chip peripheral module interrupts are initialized that a power-on reset. If the same priority level is allocated to two or more interrupt sources interrupts from those sources occur simultaneously, they are processed by the default priority order shown in table 6.2.

**Table 6.2** Interrupt Exception Handling Vectors and Priorities

Interrupt Source	Name	Vector No.	Vector Table Starting Address	IPR	[ F
User break		12	H'00000030	_	ŀ
External pin	NMI	11	H'0000002C	_	
H-UDI		13	H'00000034	_	_
External pin	IRQ0	64	H'00000100	IPRA15 to IPRA12	_
	IRQ1	65	H'00000104	IPRA11 to IPRA8	
	IRQ2	66	H'00000108	IPRA7 to IPRA4	_
	IRQ3	67	H'0000010C	IPRA3 to IPRA0	_
	IRQ4	80	H'00000140	IPRB15 to IPRB12	_
	IRQ5	81	H'00000144	IPRB11 to IPRB8	_
	IRQ6	82	H'00000148	IPRB7 to IPRB4	_
	IRQ7	83	H'0000014C	IPRB3 to IPRB0	L



	HIFBI	101	H'00000194
DMAC	DEI0	104	H'000001A0
	DEI1	105	H'000001A4
	DEI2	106	H'000001A8
	DEI3	107	H'000001AC
SIOF	SIOFI	108	H'000001B0

171\_0

ERI\_1

RXI\_1

BRI\_1

TXI\_1

ERI\_2

RXI<sub>2</sub>

BRI\_2

TXI\_2

HIFI

92

93

94

95

96

97

98

99

100

SCIF channel 1

SCIF channel 2

HIF

1100000100

H'00000170

H'00000174

H'00000178

H'0000017C

H'00000180

H'00000184

H'00000188

H'0000018C

H'00000190

IPRD11 to IPRD8

IPRD7 to IPRD4

IPRE15 to IPRE12

IPRE11 to IPRE8
IPRF15 to IPRF12
IPRF11 to IPRF8
IPRF7 to IPRF4
IPRF3 to IPRF0
IPRG15 to IPRG12

Rev. 6.00 Jul. 15, 2009 Pag

- IPRG). Interrupts that have lower-priority than that of the selected interrupt are ignored interrupts that have the same priority level or interrupts within a same module occur simultaneously, the interrupt with the highest priority is selected according to the priority shown in table 6.2. 3. The interrupt controller compares the priority level of the selected interrupt request w
  - interrupt mask bits (I3 to I0) in the status register (SR) of the CPU. If the priority leve selected request is equal to or less than the level set in bits I3 to I0, the request is ignored the priority level of the selected request is higher than the level in bits I3 to I0, the int controller accepts the request and sends an interrupt request signal to the CPU. 4. The CPU detects the interrupt request sent from the interrupt controller in the decode
  - an instruction to be executed. Instead of executing the decoded instruction, the CPU s interrupt exception handling. 5. SR and PC are saved onto the stack.

  - 6. The priority level of the accepted interrupt is copied to bits (I3 to I0) in SR. 7. The CPU reads the start address of the exception handling routine from the exception table for the accepted interrupt, branches to that address, and starts executing the prog This branch is not a delayed branch.

Note: Interrupt requests that are designated as edge-detect type are held pending unt interrupt requests are accepted. IRQ interrupts, however, can be cancelled by the IRQ status register (IRQSR). Interrupts held pending due to edge detection cleared by a power-on reset or an H-UDI reset.

RENESAS

Rev. 6.00 Jul. 15, 2009 Page 102 of 816




Figure 6.3 Interrupt Sequence Flowchart

Notes: 1. PC is the start address of the next instruction (instruction at the return address) after the instruction.

2. Always make sure that SP is a multiple of 4

Figure 6.4 Stack after Interrupt Exception Handling

# **6.7** Interrupt Response Time

Table 6.3 lists the interrupt response time, which is the time from the occurrence of an in request until the interrupt exception handling starts and fetching of the first instruction of interrupt handling routine begins.

Rev. 6.00 Jul. 15, 2009 Page 104 of 816

REJ09B0237-0600



				be even longe
Time from start of interrupt exception handling until fetch of first instruction of exception handling routine starts		$8 \times lcyc + m1 + m2 + m3$	$8 \times lcyc + m1 + m2 + m3$	Performs the s and SR, and v address fetch.
Interrupt response time	Total:	$\begin{array}{l} 9 \times lcyc + 2 \times Pcyc \\ + m1 + m2 + m3 \\ + X \end{array}$	$\begin{array}{l} 9 \times lcyc + 3 \times Pcyc \\ + m1 + m2 + m3 \\ + X \end{array}$	
	Minimum*:	12 × lcyc +	12 × lcyc +	SR, PC, and v

 $3 \times Pcyc$ 

16 × lcyc +

 $3 \times Pcyc + 2 \times$ + m2 + m3) +

(m1 + m2 + m3) +	(m1
m4	m4

Maximum:

Notes: \*

2 × Pcyc

16 × lcyc +

In the case that  $m1 = m2 = m3 = m4 = 1 \times lcyc$ .

 $2 \times Pcyc + 2 \times$ 

m1: SR save (longword write)

m2: PC save (longword write)

m3: Vector address read (longword read)

m4: Fetch first instruction of interrupt service routine

m1 to m4 are the number of cycles needed for the following memory accesses

+ m3 + m4). If interrupt-mask instruction follo however, the t

are all in on-ch

or cache hit oc write back mod

Rev. 6.00 Jul. 15, 2009 Page 106 of 816

REJ09B0237-0600



- External address space
  - A maximum 32 or 64 Mbytes for each of the areas, CS0, CS3, CS4, CS5B, and Ctotally 256 Mbytes (divided into five areas)
  - A maximum 64 Mbytes for each of the six areas, CS0, CS3, CS4, CS5, and CS6, 320 Mbytes (divided into five areas)
  - 320 Mbytes (divided into five areas)Can specify the normal space interface, byte-selection SRAM, SDRAM, PCMCI
  - address space

     Can select the data bus width (8, 16, or 32 bits) for each address space. (The CSC
    - Can control the insertion of wait cycles for each address space

width can only be selected from 8 or 16 bits.)

- Can control the insertion of wait cycles for each read access and write access
- Can control the insertion of idle cycles in the consecutive access for five cases independently: read-write (in same space/different space), read-read (in same space/different space), or the first cycle is a write access
- Normal space interface
  - Supports the interface that can directly connect to the SRAM
- SDRAM interface
  - Can connect directly to SDRAM in area 3
  - Multiplex output for row address/column address
  - Efficient access by single read/single write
  - High-speed access by bank-active mode
  - Supports auto-refreshing and self-refreshing

- Specifies the refresh interval by setting the refresh counter and clock selection
  - Can execute consecutive refresh cycles by specifying the refresh counts (1, 2, 4, 6

Rev. 6.00 Jul. 15, 2009 Page 108 of 816

REJ09B0237-0600

RENESAS




Figure 7.1 Block Diagram of BSC

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag

		as CAS assertion in SDRAM access.
CS0, CS3, CS4	Output	Chip Select
CS5B/CE1A	Output	Chip Select
		Chip enable for PCMCIA allocated to area 5 when PCMCIA is i
CE2A	Output	Chip enable for PCMCIA allocated to area 5 when PCMCIA is i
CS6B/CE1B	Output	Chip Select
		Chip enable for PCMCIA allocated to area 6 when PCMCIA is i
CE2B	Output	Chip enable for PCMCIA allocated to area 6 when PCMCIA is i
RD/WR	Output	Read/Write
		Connects to $\overline{\text{WE}}$ pins when SDRAM or byte-selection SRAM is
RD	Output	Read Pulse Signal (read data output enable signal)
		Strobe signal to indicate a memory read cycle when PCMCIA is

/asynchronous), or PCMCIA is accessed. Asserted at the same

Strobe signal to indicate I/O write when PCMCIA is in use.

Strobe signal to indicate I/O read when PCMCIA is in use.

Connected to the byte select signal when byte-selection SRAM

Connected to the byte select signal when byte-selection SRAM

Indicates that D31 to D24 are being written to.

Output Indicates that D23 to D16 are being written to.

Output Indicates that D15 to D8 are being written to.

Connected to the byte select signal when byte-selection SRAM Strove signal to indicate a memory write cycle when PCMCIA is

Output

Output

Output



Rev. 6.00 Jul. 15, 2009 Page 110 of 816

**ICIOWR** 

**ICIORD** 

WE3(BE3)

WE2(BE2)

WE1(BE1)/WE

DQMUU, Outp DQMUL, DQMLU.	Output	Connected to the DQMxx pin when SDRAM is in use.	
		DQMUU: Select signal for D31 to D24	
	DQMLL DQMLL		DQMUL: Select signal for D23 to D16
		DQMLU: Select signal for D15 to D8	
			DQMLL: Select signal for D7 to D0

WAIT	Input	Input External wait input			
MD5, MD3 Input		MD5: Selects data alignment (big endian or little endian)			
		MD3: Specifies area 0 bus width (8/16 bits)			
	•	o A16 act as general I/O ports immediately after a power-on res hese pins outside the LSI as needed			

**Area Overview** 7.3

#### 7.3.1 **Area Division**

section 3, Cache. Each area indicated by the remaining 29 bits is divided into ten areas ( are reserved) when address map 1 is selected or eight areas (three areas are reserved) when map 2 is selected. The address map is selected by the MAP bit in CMNCR. The BSC co areas indicated by the 29 bits.

The architecture of this LSI has 32-bit address space. The upper three address bits divide into areas P0 to P4, and the cache access methods can be specified for each area. For de

As listed in tables 7.2 and 7.3, memory can be connected directly to five physical areas LSI, and the chip select signals (CSO, CS3, CS4, CS5B, and CS6B) are output for each a is asserted during area 0 access.



Area P4 (H'E0000000 to H'EFFFFFF) is an I/O area and is allocated to internal register addresses. Therefore, area P4 does not become shadow space.




Figure 7.2 Address Space

# 7.3.3 Address Map

The external address space has a capacity of 256 Mbytes and is divided into five areas. The memory to be connected and the data bus width are specified for individual areas. The admap for the external address space is shown in table 7.2.

Rev. 6.00 Jul. 15, 2009 Page 112 of 816

REJ09B0237-0600



		Byte-selection SRAM	
H'14000000 to H'15FFFFF	Area 5A	Reserved area*	32 Mbyte
H'16000000 to H'17FFFFF	Area 5B	Normal memory	32 Mbyte
		Byte-selection SRAM	
H'18000000 to H'19FFFFF	Area 6A	Reserved area*	32 Mbyte
H'1A000000 to H'1BFFFFFF	Area 6B	Normal memory	32 Mbyte
		Byte-selection SRAM	
H'1C000000 to H'1FFFFFF	Area 7	Reserved area*	64 Mbyte
operation cannot b <b>Table 7.3</b> Address Map 2	_		
·	_		Capacity
Γable 7.3 Address Map 2	(CMNCR.	MAP = 1)	Capacity 64 Mbyte
Γable 7.3 Address Map 2 Physical Address	(CMNCR.)	MAP = 1)  Memory to be Connected	64 Mbyte
Γable 7.3Address Map 2Physical AddressH'000000000 to H'03FFFFFF	(CMNCR.) Area Area 0	MAP = 1)  Memory to be Connected  Normal memory	64 Mbyte
Table 7.3Address Map 2Physical AddressH'000000000 to H'03FFFFFFH'04000000 to H'07FFFFFF	(CMNCR.) Area Area 0 Area 1	MAP = 1)  Memory to be Connected  Normal memory  Reserved area* <sup>1</sup>	64 Mbyte 64 Mbyte
Physical Address Map 2 Physical Address H'00000000 to H'03FFFFF H'04000000 to H'07FFFFF H'08000000 to H'0BFFFFFF	(CMNCR.) Area Area 0 Area 1 Area 2	MAP = 1)  Memory to be Connected  Normal memory  Reserved area* <sup>1</sup> Reserved area* <sup>1</sup>	64 Mbyte 64 Mbyte
Physical Address Map 2 Physical Address H'00000000 to H'03FFFFF H'04000000 to H'07FFFFF H'08000000 to H'0BFFFFFF	(CMNCR.) Area Area 0 Area 1 Area 2	MAP = 1)  Memory to be Connected  Normal memory  Reserved area*  Reserved area*  Normal memory	64 Mbyte 64 Mbyte
Physical Address Map 2 Physical Address H'00000000 to H'03FFFFF H'04000000 to H'07FFFFF H'08000000 to H'0BFFFFFF	(CMNCR.) Area Area 0 Area 1 Area 2	MAP = 1)  Memory to be Connected  Normal memory  Reserved area*  Reserved area*  Normal memory  Byte-selection SRAM	

Area 5\*2

H'14000000 to H'17FFFFF

Byte-selection SRAM

Normal memory Byte-selection SRAM

**PCMCIA** 

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

# 7.3.4 Area 0 Memory Type and Memory Bus Width

from 8 bits and 16 bits at a power-on reset by the external pin setting. The bus width of o is set by the register. The correspondence between the memory type, external pin (MD3), width is listed in table 7.4.

The memory bus width in this LSI can be set for each area. In area 0, the bus width is selection

Table 7.4 Correspondence between External Pin (MD3), Memory Type, and Bus for CS0

MD3	Memory Type	Bus Width
1	Normal memory	8 bits
0		16 bits

## 7.3.5 Data Alignment

This LSI supports the big endian and little endian methods of data alignment. The data al is specified using the external pin (MD5) at a power-on reset as shown in table 7.5.

Table 7.5 Correspondence between External Pin (MD5) and Endians

MD5	Endian
0	Big endian
1	Little endian

REJ09B0237-0600



- CD+ space bus control register for area + (CD+DCR) CS5B space bus control register for area 5B (CS5BBCR)
- CS6B space bus control register for area 6B (CS6BBCR)
- CS0 space wait control register for area 0 (CS0WCR)
- CS3 space wait control register for area 3 (CS3WCR)
- CS4 space wait control register for area 4 (CS4WCR)
- CS5B space wait control register for area 5B (CS5BWCR)
- CS6B space wait control register for area 6B (CS6BWCR)
- SDRAM control register (SDCR)
- Refresh timer control/status register (RTCSR)
- Refresh timer counter (RTCNT)
- Refresh time constant register (RTCOR)

14	1917 11	U	1 t/ V V	орасс ореспющогі
				Selects the address map for the external address. The address maps to be selected are shown in ta and 7.3.
				0: Selects address map 1
				1: Selects address map 2
11 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
4	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.
3	ENDIAN	0/1*	R	Endian Flag
				Fetches the external pin (MD5) state for specifyir at a power-on reset. The endian setting for all the spaces are set by this bit. This is a read-only bit.
				0: External pin (MD5) for specifying endian was low at a power-on reset. This LSI is operated endian.
				<ol> <li>External pin (MD5) for specifying endian was high at a power-on reset. This LSI is being op little endian.</li> </ol>
2	_	1	R	Reserved
				This bit is always read as 1. The write value should always be 1.

Rev. 6.00 Jul. 15, 2009 Page 116 of 816
REJ09B0237-0600

0: High impedance in standby mode

1: Driven in standby mode

Note: The external pin (MD5) state for specifying endian is sampled at a power-on When big endian is specified, this bit is read as 0 and when little endian is sp this bit is read as 1.

#### 7.4.2 CSn Space Bus Control Register (CSnBCR) (n = 0, 2, 3, 4, 5B, 6B)

CSnBCR specifies the type of memory connected to each space, data-bus width of each the number of wait cycles between access cycles.

Do not access external memory other than area 0 until setting CSnBCR is completed.

Initial

		IIIIIIai		
Bit	Bit Name	Value	R/W	Description
31, 30	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
29	IWW1	1	R/W	Idle Cycles between Write-Read Cycles and Wr
28	IWW0	1	R/W	Cycles
				Specify the number of idle cycles to be inserted access to a memory that is connected to the are write and read cycles or write and write cycles p consecutively are the target cycle.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted

011: 4 idle cycles inserted

				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
24	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
23	IWRWS1	1	R/W	Idle Cycles for Read-Write in Same Space
22	IWRWS0	1	R/W	Specify the number of idle cycles to be inserted a access to a memory that is connected to the area read and write cycles which are performed conse and are accessed to the same area are the target
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
21	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

001: 1 idle cycle inserted

Rev. 6.00 Jul. 15, 2009 Page 118 of 816 REJ09B0237-0600

... ....



				always be 0.
17	IWRRS1	1	R/W	Idle Cycles for Read-Read in Same Space
16	IWRRS0	1	R/W	Specify the number of idle cycles to be inserted access to a memory that is connected to the are read and read cycles which are performed cons and are accessed to the same area are the targ
				000: No idle cycle inserted
				001: 1 idle cycle inserted
10	IWNNOU	'	ri/ vv	access to a memory that is connected to the read and read cycles which are performed and are accessed to the same area are the ooo: No idle cycle inserted

Reserved

18

0

R

orr. Thate eyelee interted

010: 2 idle cycles inserted 011: 4 idle cycles inserted

This bit is always read as 0. The write value sho

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

11	_	0	R	and 7.3.  Reserved
				For details on memory type in each area, see tab
				1111: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1101: Reserved (setting prohibited)
				1100: Reserved (setting prohibited)
				1011: Reserved (setting prohibited)
				1010: Reserved (setting prohibited)

always be 0.

0111: Reserved (setting prohibited)1000: Reserved (setting prohibited)1001: Reserved (setting prohibited)

This bit is always read as 0. The write value shou

Rev. 6.00 Jul. 15, 2009 Page 120 of 816

REJ09B0237-0600



2. When area 5 or 6 is specified as PC space, the bus width can be specifie either 8 bits or 16 bits. 3. If area 3 is specified as SDRAM spa bus width cannot be specified as 8 l 4. These bits must be specified to eith

before accessing to memory in other

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

area 0.

8 to 0 All 0 R Reserved

		These bits are always read as 0. The write valual always be 0.
Note:	*	CS0BCR fetches the external pin state (MD3) that specify the bus width at a



Bit	Bit Name	Value	R/W	Description
31 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
12	SW1	0	R/W	Number of Delay Cycles from Address, CSn Asse
11	SW0	0	Π/ ۷۷	RD, WEn (BEn) Assertion
11				Specify the number of delay cycles from address assertion to $\overline{RD}$ and $\overline{WEn}$ ( $\overline{BEn}$ ) assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

Initial



				<b> </b>
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input The specification by this bit is valid even when t of access wait cycle is 0.
				0: External wait is valid
				1: External wait is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
1	HW1	0	R/W	Number of Delay Cycles from RD, WEn (BEn) n
0	HW0	0	R/W	Address, CSn negation
				Specify the number of delay cycles from $\overline{RD}$ and $\overline{(BEn)}$ negation to address and $\overline{CSn}$ negation.
				00: 0.5 cycles

0110: 6 cycles



Rev. 6.00 Jul. 15, 2009 Pag

REJ09

01: 1.5 cycles 10: 2.5 cycles 11: 3.5 cycles

				during the write access cycle (signal used as
				Asserts the WEn (BEn) signal during the read access cycle (used as status) and asserts the signal at the write timing (used as strobe)
19 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
10	WR3	1	R/W	Number of Access Wait Cycles
9	WR2	0	R/W	Specify the number of wait cycles that are necess
8	WR1	1		read access.
7	WR0	RO O		0000: 0 cycle
•		Ū		0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles

(signal used as strobe) and asserts the  $RD/\overline{W}$ 

Rev. 6.00 Jul. 15, 2009 Page 124 of 816

REJ09B0237-0600



1011: 18 cycles 1100: 24 cycles

1101: Reserved (setting prohibited)1110: Reserved (setting prohibited)1111: Reserved (setting prohibited)

• CS4WCR

Initial

Bit	Bit Name	Value	R/W	Description
31 to 21	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
20	BAS	0	R/W	Byte Access Selection for Byte-Selection SRAM
				Specifies the $\overline{\text{WEn}}$ ( $\overline{\text{BEn}}$ ) and RD/ $\overline{\text{WR}}$ signal time the byte-selection SRAM interface is used.
				0: Asserts the WEn (BEn) signal at the read/wri (signal used as strobe) and asserts the RD/V during the write access cycle (signal used as
				Asserts the WEn (BEn) signal during the rea access cycle (signal used as status)and asserbly RD/WR signal at the write timing (signal used strobe)
19	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.

				110: 5 cycles 111: 6 cycles
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
12	SW1	0	R/W	Number of Delay Cycles from Address, CSn Ass
11	SW0	0 R/W F	RD, WEn (BEn) Assertion	
				Specify the number of delay cycles from address assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ (BEn) assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

101: 4 cycles



				<b>-</b>
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input The specification by this bit is valid even when t of access wait cycles is 0.
				0: External wait is valid
				1: External wait is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
1	HW1	0	R/W	Number of Delay Cycles from RD, WEn (BEn) n
0	HW0	0	R/W	Address, CSn negation
				Specify the number of delay cycles from $\overline{\text{RD}}$ and $\overline{\text{(BEn)}}$ negation to address and $\overline{\text{CSn}}$ negation.
				00: 0.5 cycles
				· · · · · · · · · · · · · · · · · · ·

0110: 6 cycles



01: 1.5 cycles10: 2.5 cycles11: 3.5 cycles

					(read access wait)
				001:	0 cycle
				010:	1 cycle
				011:	2 cycles
				100:	3 cycles
				101:	4 cycles
				110:	5 cycles
				111:	6 cycles
15 to 13	_	All 0	R	Reser	ved
					bits are always read as 0. The write value s be 0.
12	SW1	0	R/W	Numb	er of Delay Cycles from Address, CSn Asse
11	SW0	0	R/W	RD, W	VEn (BEn) Assertion
				-	fy the number of delay cycles from address ion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ (BEn) assertion.
				00: 0.5	5 cycles
				01: 1.5	5 cycles
				10: 2.5	5 cycles
				11: 3.5	5 cycles

Rev. 6.00 Jul. 15, 2009 Page 128 of 816

REJ09B0237-0600



				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specify whether or not the external wait input is specification by this bit is valid even when the naccess wait cycle is 0.
				0: External wait is valid
				1: External wait is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
1	HW1	0	R/W	Number of Delay Cycles from RD, WEn (BEn) n
0	HW0	0	R/W	Address, CSn negation
				Specify the number of delay cycles from $\overline{RD}$ and $\overline{(BEn)}$ negation to address and $\overline{CSn}$ negation.
				00: 0.5 cycles

0110: 6 cycles 0111: 8 cycles



01: 1.5 cycles 10: 2.5 cycles 11: 3.5 cycles

				during the write access cycle (signal used as
				Asserts the WEn (BEn) signal during the read access cycle (used as status) and asserts the signal at the write timing (used as strobe)
19 to 13	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
12 SW1 0 R/W	R/W	Number of Delay Cycles from Address, CSn As		
	SW0	0	R/W	RD, WEn (BEn) Assertion
				Specify the number of delay cycles from address assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ (BEn) assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles

11: 3.5 cycles

(signal used as strobe) and asserts the  $RD/\overline{W}$ 

REJ09B0237-0600

Rev. 6.00 Jul. 15, 2009 Page 130 of 816

RENESAS

				<b> </b>
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Reserved (setting prohibited)
				1110: Reserved (setting prohibited)
				1111: Reserved (setting prohibited)
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input The specification by this bit is valid even when t of access wait cycle is 0.
				0: External wait is valid
				1: External wait is ignored
5 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
1	HW1	0	R/W	Number of Delay Cycles from RD, WEn (BEn) n
0	HW0	0	R/W	Address, CSn negation
				Specify the number of delay cycles from $\overline{RD}$ and $\overline{(BEn)}$ negation to address and $\overline{CSn}$ negation.
				00: 0.5 cycles

0110: 6 cycles



Rev. 6.00 Jul. 15, 2009 Pag

REJ09

01: 1.5 cycles 10: 2.5 cycles 11: 3.5 cycles

wait for the completion of precharge in the follow cases. From the start of auto-precharge to the issuir ACTV command for the same bank. From the issuing of the PRE/PALL command issuing of the ACTV command for the same From the issuing of the PALL command during refreshing to the issuing of the REF comman From the issuing of the PALL command during refreshing to the issuing of the SELF comma 00: 0 cycle (no wait cycle) 01: 1 cycle 10: 2 cycles 11: 3 cycles 12 0 R Reserved

always be 0.

command.

01: 1 cycle

R/W

R/W

O1. 1 Gyold
10: 2 cycles
11: 3 cycles

11

10

WTRCD1

WTRCD0

Rev. 6.00 Jul. 15, 2009 Page 132 of 816

REJ09B0237-0600

0

1

RENESAS

This bit is always read as 0. The write value sho

Specify the number of minimum wait cycles from the ACTV command to issuing the READ(A)/WF

Wait Cycle Number from ACTV Command to

READ(A)/WRIT(A) Command

00: 0 cycle (no wait cycle)

				3 F
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
4	TRWL1	0	R/W	Wait Cycle Number for Precharge Start Wait
3	TRWL0	0	R/W	Specify the number of minimum wait cycles ins wait for the start of precharge in the following c
				From the issuing of the WRITA command b
				to the start of the auto-precharge in the SDI
				The ACTV command for the same bank is it after issuing the WRITA command in non-bounde.
				To confirm how many cycles should be nee SDRAM between receiving the WRITA com the auto-precharge start, refer to the data sl each SDRAM. Set this bit so that the cycle that data sheets should not exceed the cycl set by this bit.
				<ul> <li>From the issuing of the WRIT command by</li> </ul>
				the issuing of the PRE command.
				A different row address in the same bank is in bank active mode.
				00: 0 cycle (no wait cycle)
				01: 1 cycle
				10: 2 cycles

11: Reserved (setting prohibited)

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

11: 3 cycles

•	From the self-refreshing release to the issuin
	ACTV/REF/MRS command.
	00: 2 cycles
	01: 3 cycles

10: 5 cycles 11: 8 cycles

### **PCMCIA:**

REJ09B0237-0600

CS5BWCR, CS6BWCR

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
21	SA1	0	R/W	Space Attribute Specification
20	SA0	0	R/W	Specify memory card interface or I/O card interfathe PCMCIA interface is selected.
				• SA1
				0: Specifies memory card interface when A25

• SA0

Rev. 6.00 Jul. 15, 2009 Page 134 of 816



1: Specifies I/O card interface when A25 = 1

0: Specifies memory card interface when A25 1: Specifies I/O card interface when A25 = 0

0011: 3.5 cycles
0100: 4.5 cycles
0101: 5.5 cycles
0110: 6.5 cycles
0111: 7.5 cycles
1000: Reserved (setting prohibited)
1001: Reserved (setting prohibited)
1010: Reserved (setting prohibited)
1011: Reserved (setting prohibited)
1100: Reserved (setting prohibited)
1101: Reserved (setting prohibited)
1110: Reserved (setting prohibited)
1111: Reserved (setting prohibited)

				0111: 26 cycles
				1000: 30 cycles
				1001: 33 cycles
				1010: 36 cycles
				1011: 38 cycles
				1100: 52 cycles
				1101: 60 cycles
				1110: 64 cycles
				1111: 80 cycles
6	WM	0	R/W	External Wait Mask Specification
				Specify whether or not the external wait input is a specification by this bit is valid even when the nu access wait cycle is 0.
				0: External wait is valid
				1: External wait is ignored
5, 4		All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.

Rev. 6.00 Jul. 15, 2009 Page 136 of 816 REJ09B0237-0600

0. 0000



0110: 6.5 cycles
0111: 7.5 cycles
1000: 8.5 cycles
1001: 9.5 cycles
1010: 10.5 cycles
1011: 11.5 cycles
1100: 12.5 cycles
1101: 13.5 cycles
1110: 14.5 cycles
1111: 15.5 cycles

				Specifies whether or not the refreshing SDRAM is performed.
				0: Refreshing is not performed
				1: Refreshing is performed
10	RMODE	0	R/W	Refresh Control
				Specifies whether to perform auto-refreshing or s refreshing when the RFSH bit is 1. When the RFS1 and this bit is 1, self-refreshing starts immediate When the RFSH bit is 1 and this bit is 0, auto-refi starts according to the contents that are set in RTRTCNT, and RTCOR.
				0: Auto-refreshing is performed
				1: Self-refreshing is performed
9	_	0	R	Reserved
				This bit is always read as 0. The write value shou always be 0.
8	BACTV	0	R/W	Bank Active Mode
				Specifies whether to access in auto-precharge m (using READA and WRITA commands) or in ban mode (using READ and WRIT commands).

These bits are always read as 0. The write value always be 0.

All 0

R



commands)

Reserved

0: Auto-precharge mode (using READA and WR

1: Bank active mode (using READ and WRIT co

Rev. 6.00 Jul. 15, 2009 Page 138 of 816
REJ09B0237-0600

7 to 5

				always be 0.
1	A3COL1	0	R/W	Number of Bits of Column Address for Area 3
0	A3COL0	0	R/W	Specify the number of bits of the column address area 3.
				00: 8 bits
				01: 9 bits
				10: 10 bits
				11: Reserved (setting prohibited)

#### 7.4.5 Refresh Timer Control/Status Register (RTCSR)

RTCSR specifies various items about refresh for SDRAM.

When RTCSR is written to, the upper 16 bits of the write data must be H'A55A to cance protection.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value salways be 0.

	_	0	R	Reserved
				This bit is always read as 0. The write value should be 0.
	CKS2	0	R/W	Clock Select
С	CKS1	0	R/W	Select the clock input to count-up the refresh timer
	CKS0	CKS0 0 R/\	R/W	(RTCNT).
				000: Stop the counting-up
				001: Bφ/4
				010: Βφ/16
				011: Βφ/64
				100: Βφ/256
				101: Βφ/1024
				110: Βφ/2048

111: Βφ/4096

6

5 4 3

011: 6 times
100: 8 times
101: Reserved (setting prohibited)
110: Reserved (setting prohibited)
111: Reserved (setting prohibited)

## 7.4.6 Refresh Timer Counter (RTCNT)

RTCNT is an 8-bit counter that increments using the clock selected by bits CKS2 to CK RTCSR. When RTCNT matches RTCOR, RTCNT is cleared to 0. The value in RTCNT to 0 after counting up to 255. When RTCNT is written to, the upper 16 bits of the write be H'A55A to cancel write protection.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
7 to 0	_	All 0	R/W	8-bit Counter
				<u> </u>



Bit	Bit Name	Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
7 to 0	_	All 0	R/W	8-bit Counter



SRAM. Two data bus widths (16 and 32 bits) are available for SDRAM. Two data bus widths and 16 bits) are available for PCMCIA interface. Data alignment is performed in accord the data bus width of the device and endian. This also means that when longword data is a byte-width device, the read operation must be done four times. In this LSI, data alignm conversion of data length is performed automatically between the respective interfaces. Tables 7.6 to 7.11 show the relationship between endian, device data width, and access

Three data bus widths (6, 10, and 52 bits) are available for normal memory and byte-ser

**Table 7.6** 32-Bit External Device/Big Endian Access and Data Alignment

		Data	a Bus	Strobe Signals			
Operation	D31 to D2	24 D23 to D10	6 D15 to D8	D7 to D0	WE3(BE3), DQMUU	WE2(BE2), DQMUL	WE1(BE1
Byte access at 0	Data 7 to 0	_	_	_	Assert	_	_
Byte access at 1	_	Data 7 to 0	_	_	_	Assert	_
Byte access at 2	_	_	Data 7 to 0	_	_	_	Assert
Byte access at 3	_	_	_	Data 7 to 0	_	_	_
Word access at 0	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert	_
Word access at 2	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert

Data

15 to 8

Longword access at 0

Data

31 to 24

Data

23 to 16

Data

7 to 0

Assert

Assert

REJ09

Assert

Byte access	at 3	_	_	_	Data 7 to 0	_	_	_
Word access	at 0	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert
Word access	at 2	_	_	Data 15 to 8	Data 15 to 8	_	_	Assert
Longword access at 0	1st time at 0	_	_	Data 31 to 24	Data 23 to 16	_	_	Assert
	2nd time at 2	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert

Rev. 6.00 Jul. 15, 2009 Page 144 of 816



				7 to 0	
Word access at 0	1st time — at 0	_	_	Data - 15 to 8	 _
	2nd time — at 1	_	_	Data – 7 to 0	 _
Word access at 2	1st time — at 2	_	_	Data - 15 to 8	 _
	2nd time — at 3	_	_	Data - 7 to 0	 _
Longword access at 0	1st time — at 0	_	_	Data - 31 to 24	 _
	2nd time — at 1	_	_	Data - 23 to 16	 _
	3rd time — at 2	_	_	Data - 15 to 8	 _
	4th time — at 3	_	_	Data - 7 to 0	 _

Data

Byte access at 3

Byte access at 3	Data 7 to 0	_	_	_	Assert	_	
Word access at 0	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert
Word access at 2	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert	
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert

Rev. 6.00 Jul. 15, 2009 Page 146 of 816



Byte access	at 3	_	_	Data 7 to 0	_	_	_	Assert
Word access	at 0	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert
Word access	at 2	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert
Longword access at 0	1st time at 0	_	_	Data 15 to 8	Data 7 to 0	_	_	Assert
	2nd time at 2	_	_	Data 31 to 24	Data 23 to 16	_	_	Assert

Byte access a	at 3 —	_		Data 7 to 0	_	_	
Word access at 0	1st time — at 0	_	_	Data 7 to 0	_	_	
	2nd time — at 1	_	_	Data 15 to 8		_	
Word access at 2	1st time — at 2	_	_	Data 7 to 0	_	_	_
	2nd time — at 3	_	_	Data 15 to 8	_	_	_
Longword access at 0	1st time — at 0	_	_	Data 7 to 0	_	_	_
	2nd time — at 1	_	_	Data 15 to 8	_	_	_
	3rd time — at 2	_	_	Data 23 to 16	_	_	_
	4th time — at 3	_	_	Data 31 to 24	_	_	_






Figure 7.3 Normal Space Basic Access Timing (No-Wait Access)

There is no output signal which informs external devices of the access size when reading Although the least significant bit of the address indicates the correct address when the a starts, 16-bit data is always read from a 16-bit device. When writing, only the  $\overline{\text{WEn}}$  ( $\overline{\text{BE}}$  for the byte to be written to is asserted.

When buffers are placed on the data bus, the  $\overline{RD}$  signal should be used to control the bu  $RD/\overline{WR}$  signal indicates the same state as a read cycle (driven high) when no access has



Rev. 6.00 Jul. 15, 2009 Pag REJ09




Figure 7.4 Consecutive Access to Normal Space (1): Bus Width = 16 bits, Longword Access, CSnWCR.WM = 0 (Access Wait = 0, Cycle Wait = 0)

Rev. 6.00 Jul. 15, 2009 Page 150 of 816

REJ09B0237-0600

RENESAS




Figure 7.5 Consecutive Access to Normal Space (2): Bus Width = 16 bits Longword Access, CSnWCR.WM = 1 (Access Wait = 0, Cycle Wait = 0)




Figure 7.6 Example of 32-Bit Data-Width SRAM Connection



Figure 7.7 Example of 16-Bit Data-Width SRAM Connection





Figure 7.8 Example of 8-Bit Data-Width SRAM Connection

Rev. 6.00 Jul. 15, 2009 Pag



Figure~7.9~~Wait~Timing~for~Normal~Space~Access~(Software~Wait~Only)

When the WM bit in CSnWCR is cleared to 0, the external wait signal ( $\overline{WAIT}$ ) is also sa The  $\overline{WAIT}$  pin sampling is shown in figure 7.10. In this example, two wait cycles are ins software wait. The  $\overline{WAIT}$  signal is sampled at the falling edge of the CKIO signal in the immediately before the T2 cycle (T1 or Tw cycle).

Rev. 6.00 Jul. 15, 2009 Page 154 of 816






Figure 7.10 Wait Cycle Timing for Normal Space Access (Wait cycle Insertion usi

Rev. 6.00 Jul. 15, 2009 Pag




Figure 7.11 Example of Timing when  $\overline{\text{CSn}}$  Assertion Period is Extended



Burst read/single write (burst length 1) and burst read/burst write (burst length 1) are su the SDRAM operating mode.

Commands for SDRAM can be specified by RAS, CAS, RD/WR, and specific address s These commands are shown below.

- **NOP**
- Auto-refreshing (REF)
- Self-refreshing (SELF)
- All banks precharge (PALL)
- Specified bank precharge (PRE)
- Bank active (ACTV)
- Read (READ)
- Read with precharge (READA)
- Write (WRIT)
- Write with precharge (WRITA)
- Write mode register (MRS)

The byte to be accessed is specified by DQMUU, DQMUL, DQMLU and DQMLL. Rewriting is performed for a byte whose corresponding DQMxx is low. For details on the relationship between DQMxx and the byte to be accessed, refer to section 7.5.1, Endian Size and Data Alignment.




Figure 7.12 Example of 32-Bit Data-Width SDRAM Connection






Figure 7.13 Example of 16-Bit Data-Width SDRAM Connection

without external multiplexing circuitry according to the setting of bits BSZ1 and BSZ0 at CSnBCR, AnROW1 and AnROW0 and AnCOL1 AnCOL0 in SDCR. Tables 7.12 to 7. the relationship between those settings and the bits output on the address pins. Do not specified bits in the manner other than this table, otherwise the operation of this LSI is not graph to A18 are not multiplexed and the original values of address are always output on

**Address Multiplexing:** An address multiplexing is specified so that SDRAM can be co

When the data bus width is 16 bits (BSZ[1:0] = B'10), pin A0 of SDRAM specifies a work address. Therefore, connect this A0 pin of SDRAM to pin A1 of this LSI; pin A1 pin of to pin A2 of this LSI, and so on. When the data bus width is 32 bits (BSZ[1:0] = B'11), SDRAM specifies a long word address. Therefore, connect this A0 pin of SDRAM to pin this LSI; pin A1 pin of SDRAM to pin A3 of this LSI, and so on.



A14	A22*2*3	A22*2*3	A12 (BA1)	•	A14	A22*2	A22*2
A13	A21*2	A21*2	A11 (BA0)	bank	A13	A21	A13
A12	A20	L/H* <sup>1</sup>	A10/AP	Specifies address/ precharge	A12	A20	L/H* <sup>1</sup>
A11	A19	A11	A9	Address	A11	A19	A11
A10	A18	A10	A8	-	A10	A18	A10
A9	A17	A9	A7	_'	A9	A17	A9
A8	A16	A8	A6	_'	A8	A16	A8
A7	A15	A7	A5	_'	A7	A15	A7
A6	A14	A6	A4	<b>-</b> '	A6	A14	A6
A5	A13	A5	А3	_'	A5	A13	A5
A4	A12	A4	A2	<b>-</b> '	A4	A12	A4
A3	A11	A3	A1	<b>-</b> '	A3	A11	A3
A2	A10	A2	A0	-	A2	A10	A2

Ihis

LSI

A17

A16

A15

Row

A25

A24

A23

Address

Column

Address

A17

A16

A15

Pins of

**SDRAM** 

This

LSI

A17

A16

A15

**Function** 

Unused

Row

A24

A23

A23\*2

Address

Column

Address

A17

A16

A23\*2

Pins of

SDRAM

A13 (BA1)
A12 (BA0)
A11
A10/AP

A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

Two 16-Mbit p	products (512 kwords x 16 bits x 2 banks, 8-duct)	Two 64-Mbit product (1 Mword x 16 bits x 4 column product)
	_/H is a bit used in the command specacess mode.	ification; it is fixed low or high according
2. I	Bank address specification	
3. /	Applicable only to a 64-Mbit product	
<b>Table 7.13</b>	Relationship between Register Set A3COL[1:0]) and Address Multip	tings (BSZ[1:0], A3ROW[1:0], and lex Output (2)
Setting		Setting

A0

**A8** 

А3

ROW

[1:0]

01

(12 bits)

Output

**Address** 

Row

A27

A26

A25\*2

A24\*2

BSZ

[1:0]

11

(32

bits)

This

Output

Pins of

column product)

Example of memory connection

A0

One 128-Mbit product (1 Mword x 32 bits x 4

А3

COL

[1:0]

10

(10 bits)

Output

Column

Address

A17

A16

A25\*2

A24\*2

Pins of

**SDRAM** 

A13 (BA1)

A12 (BA0)

REJ09

LSI	Address	Address	SDRAM	Function	LSI
A17	A26	A17		Unused	A17
A16	A25	A16	_		A16
A15	A24* <sup>2</sup>	A24*2	A13 (BA1)	•	A15
A14	A23* <sup>2</sup>	A23*2	A12 (BA0)	bank	A14
					<u> </u>

Pins of

A0

One 64-Mbit product (512 kwords x 32 bits x 4 banks, 8-

A0

**A8** 

bit column product)

А3

ROW

[1:0]

01

Pins of Output

Row

(12 bits)

BSZ

[1:0]

11

(32

bits)

This

Output

А3

COL

[1:0]

01

(9 bits)

Output

Column

Example of memory connection



Two 128-Mbit products (2 Mwords x 16 bits x 4 banks, 9-bit column product)						56-Mbit pro umn produc	`	ords x 16 bits x 4
One 256-Mbit product (2 Mwords x 32 bits x 4 banks, 9-bit column product)					One 512-Mbit product (4 Mwords x 32 bits x 4 bit column product)			ords x 32 bits x 4
Exam	ple of mem	ory connect	ion		Exam	ple of memo	ory connecti	ion
A0	A9	A0			A0	A10	A0	
A1	A10	A1		Unused	A1	A11	A1	
A2	A11	A2	A0		A2	A12	A2	A0
АЗ	A12	A3	A1		A3	A13	А3	A1
A4	A13	A4	A2		A4	A14	A4	A2
A5	A14	A5	A3		<b>A</b> 5	A15	A5	A3
A6	A15	A6	A4		A6	A16	A6	A4

A10/AP

Α9

**A8** 

Α7

A6

Α5

Specifies

address/ precharge

Address

A12

A11

A10

A9

Α8

Α7

A22

A21

A20

A19

A18

A17

L/H\*1

A11

A10

Α9

Α8

Α7

A10/AP

Α9

Α8

Α7

Α6

Α5

2. Bank address specification

access mode.

Rev. 6.00 Jul. 15, 2009 Page 162 of 816

A21

A20

A19

A18

A17

A16

A12

A11

A10

A9

Α8

Α7

L/H\*1

A11

A10

Α9

Α8

Α7



A17	A26	A17		Unused
A16	A25* <sup>2</sup>	A25* <sup>2</sup>	A14 (BA1)	Specifies bank
A15	A24* <sup>2</sup>	A24* <sup>2</sup>	A13 (BA0)	
A14	A23	A14	A12	Address
A13	A22	A13	A11	
A12	A21	L/H* <sup>1</sup>	A10/AP	Specifies address
A11	A20	A11	A9	Address
A10	A19	A10	A8	
A9	A18	A9	A7	
A8	A17	A8	A6	
A7	A16	A7	A5	
A6	A15	A6	A4	
A5	A14	<b>A</b> 5	А3	
A4	A13	A4	A2	
A3	A12	А3	A1	
A2	A11	A2	A0	
A1	A10	A1		Unused
A0	A9	A0		

Example of memory connection

One 512-Mbit product (4 Mwords x 32 bits x 4 banks, 9-bit column product)

Two 256-Mbit products (4 Mwords x 16 bits x 4 banks, 9-bit column product)

access mode.

Notes: 1. L/H is a bit used in the command specification; it is fixed low or high accordin

2. Bank address specification

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag

A14	A22	A14			A14	A22*
A13	A21	A21			A13	A21*
A12	A20* <sup>2</sup>	A20* <sup>2</sup>	A11 (BA0)	Specifies bank	A12	A20
A11	A19	L/H* <sup>1</sup>	A10/AP	Specifies address/ precharge	A11	A19
A10	A18	A10	A9	Address	A10	A18
A9	A17	A9	A8	_	A9	A17
A8	A16	A8	A7	_	A8	A16
A7	A15	A7	A6	_	A7	A15
A6	A14	A6	A5	_	A6	A14
A5	A13	A5	A4	_	A5	A13
A4	A12	A4	A3	_	A4	A12
A3	A11	А3	A2	_	A3	A11
A2	A10	A2	A1	_	A2	A10
A1	A9	A1	A0	=	A1	A9

**SDRAM** 

A0

Α8

inis

Address

A25

A24

A23

Address

A17

A16

A15

A22\*2

A21\*2

A12

L/H\*1

A10

Α9

Α8

Α7

Α6

Α5

Α4

АЗ

A2

Α1

Α0

**SDRAM** 

A13 (BA1)

A12 (BA0)

A11

Α9

**8**A

Α7

Α6

Α5

A4

АЗ

Α2

Α1

Α0

A10/AP

LSI

A17

A16

A15

**Function** 

Unused

Unused

LSI

A17

A16

A15

A0

Α8

A0

Address

A25

A24

A23

Address

A17

A16

A15

One 16-Mbit	t product (512 kwords x 16 bits x 2 banks, 8-	One 64-Mbit products (1 Mword x 16 bits x
bit column p	roduct)	column product)
Notes: 1.	L/H is a bit used in the command speci	fication; it is fixed low or high according
	access mode.	

2. Bank address specification

A23\*2

A22\*2

A21

A14

A13

A12

A23\*2

A22\*2

A12

Table 7.16 Relationship between Register Settings (BSZ[1:0], A3ROW[1:0], and A3COL[1:0]) and Address Multiplex Output (5)

Setting					Setting			
BSZ [1:0]	A3 ROW [1:0]	A3 COL [1:0]	_		BSZ [1:0]	A3 ROW [1:0]	A3 COL [1:0]	•
10 (16 bits)	01 (12 bits)	01 (9 bits)	=		10 (16 bits)	01 (12 bits)	10 (10 bits)	-
Output Pins of This LSI	Output Row Address	Output Column Address	Pins of SDRAM	Function	Output Pins of This LSI	Output Row Address	Output Column Address	Pins of SDRAM
A17	A26	A17		Unused	A17	A27	A17	
A16	A25	A16	_		A16	A26	A16	-
A15	A24	A15			A15	A25	A15	-

A13 (BA1) Specifies

A12 (BA0)

A11

bank

Address



A14

A13

A12

A24\*2

A23\*2

A22

A24\*2

A23\*2

A12

A13 (BA1)

A12 (BA0)

A11

				precharge				
A10	A19	A10	A9	Address	A10	A20	A10	A9
A9	A18	A9	A8		A9	A19	A9	A8
A8	A17	A8	A7		A8	A18	A8	A7
A7	A16	A7	A6		A7	A17	A7	A6
A6	A15	A6	<b>A</b> 5		A6	A16	A6	A5
A5	A14	A5	A4		<b>A</b> 5	A15	A5	A4
A4	A13	A4	А3		A4	A14	A4	A3
A3	A12	A3	A2		A3	A13	A3	A2
A2	A11	A2	A1		A2	A12	A2	A1
A1	A10	A1	A0		A1	A11	A1	A0
A0	A9	A0		Unused	A0	A10	A0	
Examp	Example of memory connection				Examp	ole of mem	ory connecti	on
One 1	One 128-Mbit product (2 Mwords x 16 bits x 4 banks, 9-					56-Mbit pro	oduct (4 Mwd	ords x 16 bits x 4

address/

bit column product) bit column product) Notes: 1. L/H is a bit used in the command specification; it is fixed low or high according access mode.

2. Bank address specification

REJ09B0237-0600

Rev. 6.00 Jul. 15, 2009 Page 166 of 816



A14	A23*2	A23*2	A13 (BA0	bank )	A14
A13	A22	A13	A12	Address	A13
A12	A21	A12	A11	_	A12
A11	A20	L/H* <sup>1</sup>	A10/AP	Specifies address/ precharge	A11
A10	A19	A10	A9	Address	A10
A9	A18	A9	A8	_	A9
A8	A17	A8	A7	_	A8
A7	A16	A7	A6	_	A7
A6	A15	A6	A5	_	A6
<b>A</b> 5	A14	A5	A4	<del>_</del>	A5
A4	A13	A4	A3	_	A4
A3	A12	A3	A2	_	A3
A2	A11	A2	A1	_	A2
A1	A10	A1	A0	_	A1
A0	A9	A0		Unused	A0

Column

Address

A17

A16

A24\*2

Address

A26

A25

A24\*2

PINS OF

**SDRAM** 

i nis

LSI

A17

A16

A15

**Function** 

Unused

A14 (BA1) Specifies

Column

Address

A17

A16

A25\*2

A24\*2

A13

A12

L/H\*1

A10

Α9

Α8

Α7

Α6

Α5

Α4

АЗ

Α2

Α1

Α0

Rev. 6.00 Jul. 15, 2009 Pag

**SDRAM** 

A14 (BA1)

A13 (BA0)

A12

A11

Α9

Α8

Α7

A6

Α5

Α4

АЗ

A10/AP

Address

A27

A26

A25\*2

A24\*2

A23

A22

A21

A20

A19

A18

A17

A16

A15

A14

A13

A12

A11

A10

i nis

LSI

A17

A16

A15



			bit product (4 Mwords x 16 bits x 4 banks, 9-product)	One 512-Mbit product (8 Mwords x 16 bits x bit column product)		
Ν	lotes:	1.	L/H is a bit used in the command specific access mode.	fication; it is fixed low or high according		
		2.	Bank address specification			

Burst Read: A burst read occurs in the following cases with this LSI.

- 1. Access size in reading is larger than data bus width.
- 2. 16-byte transfer in cache miss.
- 3. 16-byte transfer by DMAC and E-DMAC (access to non-cacheable area)

This LSI always accesses the SDRAM with burst length 1. For example, read access of b length 1 is performed consecutively four times to read 16-byte consecutive data from the that is connected to a 32-bit data bus. The number of bursts in this access is four.

TO DIIS	1	-
32 bits	1	
16 bytes	4	

Figures 7.14 and 7.15 show timing charts in burst read. In burst read, the ACTV comma

output in the Tr cycle, the READ command is issued in the Tc1, Tc2, and Tc3 cycles, the command is issued in the Tc4 cycle, and the read data is latched at the rising edge of the clock (CKIO) in the Td1 to Td4 cycles. The Tap cycle is used to wait for the completion auto-precharge induced by the READ command in the SDRAM. In the Tap cycle, a new command will not be issued to the same bank. However, other banks can be accessed. To Tap cycles is specified by bits WTRP1 and WTRP0 in CS3WCR.

In this LSI, wait cycles can be inserted by specifying bits in CSnWCR to connect the SI with variable frequencies. Figure 7.15 shows an example in which wait cycles are insert number of cycles from the Tr cycle where the ACTV command is output to the Tc1 cyc the READA command is output can be specified using bits WTRCD1 and WTRCD0 in When bits WTRCD1 and WTRCD0 is set to one cycle or more, a Trw cycle where the 1 command is issued is inserted between the Tr cycle and Tc1 cycle. The number of cycle Tc1 cycle where the READA command is output to the Td1 cycle where the read data is can be specified by bits A3CL1 and A3CL0 bits in CS3WCR in CS3WCR. This number corresponds to the synchronous DRAM CAS latency. The CAS latency for the synchron DRAM is normally defined as up to three cycles. However, the CAS latency in this LSI specified as one to four cycles. This CAS latency can be achieved by connecting a latch

between this LSI and the synchronous DRAM.





Figure 7.14 Burst Read Basic Timing (Auto Precharge)

Rev. 6.00 Jul. 15, 2009 Page 170 of 816





Figure~7.15~~Burst~Read~Wait~Specification~Timing~(Auto~Precharge)






Figure 7.16 Basic Timing for Single Read (Auto Precharge)

Burst Write: A burst write occurs in the following cases in this LSI.

- 1. Access size in writing is larger than data bus width.
- 2. Write-back of the cache
- 3. 16-byte transfer by DMAC and E-DMAC (access to non-cacheable area)

This LSI always accesses SDRAM with burst length 1. For example, write access of burs is performed consecutively four times to write 16-byte consecutive data to the SDRAM the connected to a 32-bit data bus. The relationship between the access size and the number of is shown in table 7.18.

Rev. 6.00 Jul. 15, 2009 Page 172 of 816






Figure 7.17 Basic Timing for Burst Write (Auto Precharge)




Figure 7.18 Basic Timing for Single Write (Auto-Precharge)

**Bank Active:** The synchronous DRAM bank function is used to support high-speed acce the same row address. When the BACTV bit in SDCR is 1, accesses are performed using commands without auto-precharge (READ or WRIT). This function is called bank-active

When a bank-active function is used, precharging is not performed when the access ends accessing the same row address in the same bank, it is possible to issue the READ or WR command immediately, without issuing an ACTV command. Since synchronous DRAM internally divided into several banks, it is possible to keep one row address in each bank. If the next access is to a different row address, a PRE command is first issued to precharg relevant bank, then when precharging is completed, the access is performed by issuing ar command followed by a READ or WRIT command. If this is followed by an access to a row address, the access time will be longer because of the precharging performed after the request is issued. The number of cycles between issuance of the PRE command and the Accommand is determined by bits WTRP1 and WTRP0 in CSnWCR.

Rev. 6.00 Jul. 15, 2009 Page 174 of 816

REJ09B0237-0600

RENESAS

Tow address in figure 7.20, and a burst read cycle for different fow addresses in figure 7 Likewise, a single write cycle without auto-precharge is shown in figure 7.22, a single v for the same row address in figure 7.23, and a single write cycle for different row address figure 7.24.

In figure 7.20, a Thop cycle in which no operation is performed is inserted before the To issues the READ command. The Tnop cycle is inserted to secure two cycles of CAS late the DQMxx signal that specifies which byte data is read from SDRAM. If the CAS later specified as two cycles or more, the Tnop cycle is not inserted because the two cycles of can be secured even if the DQMxx signal is asserted after the Tc cycle.

When bank active mode is set, if only accesses to the respective banks in the area 3 are considered, as long as accesses to the same row address continue, the operation starts w cycle in figure 7.19 or 7.22, followed by repetition of the cycle in figure 7.20 or 7.23. A a different area during this time has no effect. When a different row address is accessed bank active state, the bus cycle shown in figure 7.21 or 7.24 is executed instead of that i

7.20 or 7.23. In bank active mode, too, all banks become inactive after a refresh cycle.




Figure 7.19 Burst Read Timing (No Auto Precharge)

Rev. 6.00 Jul. 15, 2009 Page 176 of 816






Figure 7.20 Burst Read Timing (Bank Active, Same Row Address)



Rev. 6.00 Jul. 15, 2009 Pag

, 2009 Pag REJ09




Figure 7.21 Burst Read Timing (Bank Active, Different Row Addresses)

Rev. 6.00 Jul. 15, 2009 Page 178 of 816






Figure 7.22 Single Write Timing (No Auto Precharge)



Rev. 6.00 Jul. 15, 2009 Pag




Figure 7.23 Single Write Timing (Bank Active, Same Row Address)






Figure 7.24 Single Write Timing (Bank Active, Different Row Addresses

refreshing can be performed by clearing the RMODE bit to 0 and setting the RFSH bit t SDCR. A consecutive refreshing can be performed by setting bits RRC2 to RRC0 in RT synchronous DRAM is not accessed for a long period, self-refreshing mode, in which the consumption for data retention is low, can be activated by setting both the RMODE bit a RFSH bit to 1.

**Refreshing:** This LSI has a function for controlling synchronous DRAM refreshing. Au

### 1. Auto-refreshing

cleared to 0 and the count-up is restarted.

CKS0 in RTCSR, and the value set by in RTCOR. The value of bits CKS[2:0] in RT should be set so as to satisfy the given refresh interval for the synchronous DRAM u make the settings for RTCOR, RTCNT, and the RMODE, then make the CKS[2:0] a RRC[2:0] settings. When the clock is selected by bits CKS[2:0], RTCNT starts cour from the value at that time. The RTCNT value is constantly compared with the RTC and if the two values are the same, a refresh request is generated and an auto-refresh performed for the number of times specified by the RRC[2:0]. At the same time, RT

Refreshing is performed at intervals determined by the input clock selected by bits C



Rev. 6.00 Jul. 15, 2009 Pag




Figure 7.25 Auto-Refreshing Timing

Rev. 6.00 Jul. 15, 2009 Page 182 of 816



clearing self-refreshing mode so that auto-refreshing is performed at the correct inter-When self-refreshing is activated from the auto-refreshing mode, only clearing the R to 1 resumes auto-refreshing mode. If it takes long time to start the auto-refreshing,

RTCNT to the value of RTCOR – 1 starts the auto-refreshing immediately. After self-refreshing has been set, the self-refreshing mode continues even in standb and is maintained even after recovery from standby mode by an interrupt.

Since the BSC registers are initialized at a power-on reset, the self-refreshing mode




Figure 7.26 Self-Refreshing Timing

**Relationship between Refresh Requests and Bus Cycles:** If a refresh request occurs du cycle execution, the refresh cycle must wait for the bus cycle to be completed.

If a new refresh request occurs while the previous refresh request is not performed, the prefresh request is deleted. To refresh correctly, a bus cycle longer than the refresh interval bus busy must be prevented.

**Power-On Sequence:** In order to use synchronous DRAM, mode setting must first be pe

after turning the power on. To perform synchronous DRAM initialization correctly, the E registers must first be set, followed by writing to the synchronous DRAM mode register. writing to the synchronous DRAM mode register, the address signal value at that time is by a combination of the  $\overline{\text{CSn}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{RD/WR}}$  signals. If the value to be set is X, the address of H'F8FD5000 + X in words. In this operation, the data is ignored. To set bu read/single write, burst read/burst write, CAS latency 2 to 3, wrap type = sequential, and length 1 supported by the LSI, arbitrary data is written to the addresses shown in table 7.

bytes. In this case, 0s are output at the external address pins of A12 or later.

Rev. 6.00 Jul. 15, 2009 Page 184 of 816



•	Burst	read/burst	write (	ourst	iength	1,
---	-------	------------	---------	-------	--------	----

**CAS Latency** 

**Data Bus Width** 

16 bits	2	H'F8FD5040	H'0000040
	3	H'F8FD5060	H'0000060
32 bits	2	H'F8FD5080	H'0000080
	3	H'F8FD50C0	H'00000C0

Access Address

External Add

command) is firstly issued. The REF command (auto-refreshing command) is then issue times. The MRS command (mode register write command) is finally issued. Idle cycles, number is specified by bits WTRP1 and WTRP0 in CSnWCR, are inserted between the the first REF commands. Idle cycles, of which number is specified by bits WTRC1 and in CSnWCR, are inserted between the REF and REF commands, and between the 8th R MRS commands. In addition, one or more idle cycles are inserted between the MRS and command.

It is necessary to keep idle time of certain cycles for SDRAM before issuing the PALL of after turning the power on. Refer the manual of the SDRAM for the idle time to be need the pulse width of the reset signal is longer then the idle time, mode register setting can immediately after the reset, but care should be taken when the pulse width of the reset si shorter than the idle time.




Figure 7.27 Write Timing for SDRAM Mode Register (Based on JEDEC)

### 7.5.6 Byte-Selection SRAM Interface

The byte-selection SRAM interface is for access to SRAM which has a byte-selection pir (BEn)). This interface is used to access to SRAM which has 16-bit data pins and upper arbyte selection pins, such as UB and LB.

When the BAS bit in CSnWCR is cleared to 0 (initial value), the write access timing of the selection SRAM interface is the same as that for the normal space interface. While in reaction of a byte-selection SRAM interface, the byte-selection signal is output from the  $\overline{\text{WEn}}$  ( $\overline{\text{BI}}$ ) which is different from that for the normal space interface. The basic access timing is shown figure 7.28. In write access, data is written to the memory according to the timing of the selection pin ( $\overline{\text{WEn}}$  ( $\overline{\text{BEn}}$ )). For details, refer to the data sheet for the corresponding memory.

If the BAS bit in CSnWCR is set to 1, the  $\overline{\text{WEn}}$  ( $\overline{\text{BEn}}$ ) pin and RD/ $\overline{\text{WR}}$  pin timings change basic access timing is shown in figure 7.29. In write access, data is written to the memory according to the timing of the write enable pin (RD/ $\overline{\text{WR}}$ ). The data hold timing from RD/negation to data write must be secured by setting bits HW1 to HW0 in CSnWCR. Figure

Rev. 6.00 Jul. 15, 2009 Page 186 of 816

REJ09B0237-0600

shows the access timing when a software wait is specified.






Figure 7.28 Basic Access Timing for Byte-Selection SRAM (BAS = 0)




Figure 7.29 Basic Access Timing for Byte-Selection SRAM (BAS = 1)






Figure 7.30 Wait Timing for Byte-Selection SRAM (BAS = 1) (Software Wait




Figure 7.31 Example of Connection with 32-Bit Data-Width Byte-Selection SE




Figure 7.32 Example of Connection with 16-Bit Data-Width Byte-Selection SE

When the PCMCIA interface is used, the bus size must be specified as 8 bits or 16 bits t BSZ1 and BSZ0 in CS5BBCR or CS6BBCR.

Figure 7.33 shows an example of a connection between this LSI and the PCMCIA card. insertion and removal of the PCMCIA card with the system power turned on, tri-state be be connected between the LSI and the PCMCIA card.

In the JEIDA and PCMCIA standards, operation in big endian mode is not clearly defin Consequently, the provided PCMCIA interface in big endian mode is available only for




Figure 7.33 Example of PCMCIA Interface Connection

Rev. 6.00 Jul. 15, 2009 Page 192 of 816 REJ09B0237-0600

RENESAS




Figure 7.34 Basic Access Timing for PCMCIA Memory Card Interface

Rev. 6.00 Jul. 15, 2009 Pag




Figure 7.35 Wait Timing for PCMCIA Memory Card Interface (TED[3:0] = B'0010, TEH[3:0] = B'0001, Software Wait = 1, Hardware Wait =

When 32 Mbytes of the memory space are used as an IC memory card interface, a port is generate the  $\overline{REG}$  signal that switches between the common memory and attribute memory the memory space used for the IC memory card interface is 16 Mbytes or less, pin A24 caused as the  $\overline{REG}$  signal by allocating 16-Mbyte memory space to each the common memory and the attribute memory space.

Rev. 6.00 Jul. 15, 2009 Page 194 of 816



Area 5 : H'15000000 Area 5 : H'16000000 H'17000000 Area 6 : H'18000000 Area 6 : H'19000000 Area 6 : H'14000000 Area 6 : H'18000000 H'18000000	Area 5 : H'14000000	Attribute memory
H'17000000 Area 6 : H'18000000 Area 6 : H'19000000 Area 6 : H'1A000000  Area 6 : H'1A000000  Area 6 : H'1A000000  Area 6 : H'1A000000	Area 5 : H'15000000	Common memory
Area 6 : H'18000000 Area 6 : H'19000000 Area 6 : H'1A000000  Area 6 : H'1A000000  I/O space		I/O space
Area 6 : H'19000000  Area 6 : H'1A000000  Area 6 : H'1A000000  I/O space		
Area 6 : H'1A000000 Common memory  I/O space		Attribute memory
I/O space		Common memory
H'1B000000		I/O space
	H'1B000000	

Figure 7.36 Example of PCMCIA Space Assignment (CS5BWCR.SA[1:0] = CS6BWCR.SA[1:0] = B'10)

**Basic Timing for I/O Card Interface:** Figures 7.37 and 7.38 show the basic timings for PCMCIA I/O card interface.

The I/O card and IC memory card interfaces are specified by an address to be accessed. area 5 of the physical space is specified as the PCMCIA and both bits SA1 and SA0 in 0 are set to 1, the I/O card interface can automatically be specified by accessing the physical space.

addresses from H'16000000 to H'17FFFFFF and from H'14000000 to H'15FFFFFF. Wh of the physical space is specified as the PCMCIA and both bits SA1 and SA0 in CS6BV set to 1, the I/O card interface can automatically be specified by accessing the physical a from H'1A000000 to H'1BFFFFFF and from H'18000000 to H'19FFFFFF.

Note that areas to be accessed as the PCMCIA I/O card must be non-cached (space P2).

If the PCMCIA card is accessed as an I/O card in little endian mode, dynamic bus sizing I/O bus can be achieved using the  $\overline{IOIS16}$  signal. If the  $\overline{IOIS16}$  signal is driven high in a I/O bus cycle while the bus width of area 6 is specified as 16 bits, the bus width is recognitis and data is accessed twice in units of eight bits in the I/O bus cycle to be executed.






Figure 7.37 Basic Timing for PCMCIA I/O Card Interface

Rev. 6.00 Jul. 15, 2009 Page 196 of 816






Figure 7.38 Wait Timing for PCMCIA I/O Card Interface (TED[3:0] = B'0010, TEH[3:0] = B'0001, Software Wait = 1, Hardware Wait




Figure 7.39 Timing for Dynamic Bus Sizing of PCMCIA I/O Card Interfa (TED[3:0] = B'0010, TEH[3:0] = B'0001, Software Waits = 3)

cycles (idle cycles) are shown below.

- 1. Consecutive accesses are write-read or write-write
- 2. Consecutive accesses are read-write for different areas
- 3. Consecutive accesses are read-write for the same area
- 4. Consecutive accesses are read-read for different areas
- 5. Consecutive accesses are read-read for the same area

### **7.5.9** Others

**Reset:** The bus state controller (BSC) can be initialized completely only by a power-on repower-on reset, all signals are negated and output buffers are turned off regardless of the state. All control registers are initialized. In standby mode and sleep mode, control register BSC are not initialized.

Some flash memories may stipulate a minimum time from reset release to the first access ensure this minimum time, the BSC supports a 7-bit counter (RWTCNT). At a power-on RWTCNT contents are cleared to 0. After a power-on reset, RWTCNT is counted up in synchronization with the CKIO signal and an external access will not be generated until RWTCNT is counted up to H'007F.

Access from the Site of the LSI Internal Bus Master: There are three types of LSI internals buses: a cache bus, internal bus, and peripheral bus. The CPU and cache memory are conthe cache bus. Internal bus masters other than the CPU and BSC are connected to the internal Low-speed peripheral modules are connected to the peripheral bus. Internal memory other cache memory and debugging modules such as the UBC are connected to both the cache internal bus. Access from the cache bus to the internal bus is enabled but access from the bus to the cache bus is disabled. This gives rise to the following problems.

Rev. 6.00 Jul. 15, 2009 Page 198 of 816



(4n + 2), the CPU performs four consecutive longword accesses to perform a cache fill on the external interface. For a cache-through area, the CPU performs access according actual access addresses. For an instruction fetch to an even word boundary (4n), the CPI longword access. For an instruction fetch to an odd word boundary (4n + 2), the CPU pe word access.

For a read cycle of a cache-through area or an on-chip peripheral module, the read cycle accepted and then read cycle is initiated. The read data is sent to the CPU via the cache

In a write cycle for the cache area, the write cycle operation differs according to the cache methods.

In write-back mode, the cache is first searched. If data is detected at the address corresp the cache, the data is then re-written to the cache. In the actual memory, data will not be until data in the corresponding address is re-written. If data is not detected at the address corresponding to the cache, the cache is updated. In this case, data to be updated is first the internal buffer, 16-byte data including the data corresponding to the address is then

data in the corresponding access of the cache is finally updated. Following these operati

In write-through mode, the cache is first searched. If data is detected at the address corre to the cache, the data is re-written to the cache simultaneously with the actual write via bus. If data is not detected at the address corresponding to the cache, the cache is not up an actual write is performed via the internal bus.

write-back cycle for the saved 16-byte data is executed.

Since the BSC incorporates a 1-stage write buffer, the BSC can execute an access via th bus before the previous external bus cycle is completed in a write cycle. If the on-chip n read or written after the external low-speed memory is written, the on-chip module can accessed before the completion of the external low-speed memory write cycle.



Rev. 6.00 Jul. 15, 2009 Page 200 of 816 RENESAS REJ09B0237-0600

peripheral module clock ( $P\phi$ ) cycles are required. Care must be taken in system design.

crystal resonator or external clock input is in use.

be stopped using the module standby function.

- Four clocks generated independently
- An internal clock ( $I\phi$ ) for the CPU and cache; a peripheral clock ( $P\phi$ ) for the on-chip
- for the on-chip PHY. • Frequency change function

Frequencies of the internal clock, peripheral clock, and clock for the PHY can be characteristically as the characteristic of the internal clock, peripheral clock, and clock for the PHY can be characteristically as the characteristic of the internal clock, peripheral clock, and clock for the PHY can be characteristic. independently using the PLL circuit and divider circuit within the CPG. Frequencies changed by software using the frequency control register (FRQCR) and PHY clock to control register (MCLKCR) settings.

peripheral modules; a bus clock (B $\phi$  = CKIO) for the external bus interface; and a cl

Power-down mode control

The clock can be stopped in sleep mode and software standby mode and specific mo




Figure 8.1 Block Diagram of CPG

Rev. 6.00 Jul. 15, 2009 Page 202 of 816



connected to the XTAL and EXTAL pins. The crystal oscillator can be used by setting to operating mode.

**Divider 1:** Divider 1 generates clocks with the frequencies used by the internal clock, policies, and bus clock. The frequency output as the internal clock is always the same as the devider 1 output. The frequency output as the bus clock is automatically selected so that same as the frequency of the CKIO signal according to the multiplication ratio of PLL of The frequencies can be 1, 1/2, or 1/4 times the output frequency of PLL circuit 1, as lon

stays at or above the frequency of the CKIO pin. The division ratio is set in the frequency register.

Divider 2: Divider 2 generates a clock that is supplied to the on-chip PHY. Divider 2 m

25-MHz frequency for the on-chip PHY that requires 25-MHz clock. The output clock of can be 1, 1/2, 1/4, or 1/5 times the output frequency of PLL circuit 1. The division ratio the PHY clock frequency control register.

Clock Frequency Control Circuit: The clock frequency control circuit controls the clock

frequency using pins MD0, MD1, and MD2, the frequency control register, and PHY clarency control register.

**Standby Control Circuit:** The standby control circuit controls the state of the on-chip of circuit and other modules during clock switching and in software standby mode.

**Frequency Control Register:** The frequency control register has control bits assigned to following functions: clock output/non-output from the CKIO pin, the frequency multiplication of PLL circuit 1, and the frequency division ratio of the peripheral clock.

**Standby Control Register:** The standby control register has bits for controlling the powmodes. For details, see section 10, Power-Down Modes.



Clock input pins	XTAL	Output	Connects a crystal resonator.
	EXTAL	Input	Connects a crystal resonator or an external c
Clock output pin	CKIO	Output	Outputs an external clock.
Note: * The value	ues of thes	e mode cor	ntrol pins are sampled only at a power-on reset o

Set the clock operating mode.

Set the clock operating mode.

Note: \* The values of these mode control pins are sampled only at a power-on reset o software standby with the MDCHG bit in STBCR to 1. This can prevent the erroperation of this LSI.

# 8.3 Clock Operating Modes

MD1

MD2

Input

Input

Table 8.2 shows the relationship between the mode control pins (MD2 to MD0) combina the clock operating modes. Table 8.3 shows the usable frequency ranges in the clock operation modes and the frequency range of the input clock.

**Table 8.2** Mode Control Pins and Clock Operating Modes

Clock	Pi	n Valu	ıes	Clock I/	<b>'</b> O			
Operating Mode	MD2	MD1	MD0	Source	Output	PLL2	PLL1	CKIO Freque
1	0	0	1	EXTAL	CKIO	ON (×4)	ON (×1, ×2)	(EXTAL) × 4
2	0	1	0	Crystal resonator	CKIO	ON (×4)	ON (×1, ×2)	(Crystal reso
5	1	0	1	EXTAL	CKIO	ON (×2)	ON (×1, ×2)	(EXTAL) × 2
6	1	1	0	Crystal resonator	CKIO	ON (×2)	ON (×1. ×2)	(Crystal reso



Mode 6: The frequency of the on-chip crystal oscillator output is doubled by PLL circu then the clock is supplied to the LSI. Since the crystal oscillation frequency ranging 10 l MHz can be used, the CKIO frequency ranges from 20 MHz to 50 MHz.

**Table 8.3** Possible Combination of Clock Modes and FRQCR Values

Mode	FRQCR Register Value	PLL Circuit 1	PLL Circuit 2	Clock Ratio* (I:B:P)	Frequency Range (Pø must be equal to or lower than 31.25 MHz)	CK Fre Ra
1 or 2	H'1000	ON (×1)	ON (×4)	4:4:4	10 MHz to	40
	H'1001	ON (×1)	ON (×4)	4:4:2	15.625 MHz	62.
	H'1003	ON (×1)	ON (×4)	4:4:1	<del>-</del>	
	H'1101	ON (×2)	ON (×4)	8:4:4	_	
	H'1103	ON (×2)	ON (×4)	8:4:2	<del>-</del>	
5 or 6	H'1000	ON (×1)	ON (×2)	2:2:2	10 MHz to	20
	H'1001	ON (×1)	ON (×2)	2:2:1	<sup></sup> 25 MHz	50
	H'1003	ON (×1)	ON (×2)	2:2:1/2	<del>-</del>	
	H'1101	ON (×2)	ON (×2)	4:2:2	<del>-</del>	
	H'1103	ON (×2)	ON (×2)	4:2:1	<u>-</u>	

Input clock is assumed to be 1. Note:

REJ09

Innut Clack

- 5. The division ratio of divider 2 is selected from  $\times 1$ ,  $\times 1/2$ ,  $\times 1/4$ , or  $\times 1/5$ . This is set by the selected from  $\times 1$ ,  $\times 1/2$ ,  $\times 1/4$ , or  $\times 1/5$ . clock frequency control register.
  - 6. The output frequency of PLL circuit 1 is the product of the frequency of the CKIO pin multiplication ratio of PLL circuit 1. It is set by the frequency control register.
    - 7. The bus clock frequency is always set to be equal to the frequency of the CKIO pin.
  - 8. The clock mode, the FROCR register value, and the frequency of the input clock should be shou
    - decided to satisfy the range of operating frequency specified in section 25, Electrical Characteristics, with referring to table 8.3.

#### 8.4 **Register Descriptions**

The CPG has the following registers.

For details on the addresses of these registers and the states of these registers in each production state, see section 24, List of Registers.

- Frequency control register (FRQCR)
- PHY clock frequency control register (MCLKCR)

#### 8.4.1 Frequency Control Register (FRQCR)

FRQCR is a 16-bit readable/writable register that specifies whether a clock is output from CKIO pin in standby mode, the frequency multiplication ratio of PLL circuit 1, and the fi division ratio of the peripheral clock. Only word access can be used on FRQCR.

FRQCR is initialized by a power-on reset due to the external input signal. However, it is initialized by a power-on reset due to a WDT overflow.



unstable CKIO clock when leaving software mode can be prevented.
<ol> <li>Output level of the CKIO signal is fixed I software standby mode.</li> </ol>
1: Clock input to the EXTAL pin is output to pin during software standby mode in clo or 5. However, the output level of the Ch fixed low for two cycles of Pφ when char the normal mode to the standby mode. <sup>-</sup> prevents hazard which occurs when the the CKIO signal is changed from the PL

R

R/W

R/W

R/W

R

0

0

0

0

All 0

STC2

STC1

STC0

11

10

9

8

7 to 3

to the EXTAL signal.

Other values: Setting prohibited

This bit is always read as 0. The write value

PLL Circuit 1 Frequency Multiplication Ratio

These bits are always read as 0. The write

Reserved

000: ×1

001: ×2

Reserved

should always be 0.

always be 0.

## 8.4.2 PHY Clock Frequency Control Register (MCLKCR)

MCLKCR is an 8-bit readable/writable register. This register must be written to in words upper byte of the word data must be H'5A and the lower byte is the write data.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	FLSCS1	0	R/W	Source Clock Select
6	FLSCS0	1	R/W	Select the source clock.
				00: PLL1 output clock
				01: PLL1 output clock
				10: Setting prohibited
				11: Setting prohibited
5 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
2	FLDIVS2	0	R/W	Divider Select
1	FLDIVS1	1	R/W	Set the division ratio of PLL1 output.
0	FLDIVS0	1	R/W	000: ×1
				001: ×1/2
				011: ×1/4
				100: ×1/5
				Other values: Setting prohibited

Rev. 6.00 Jul. 15, 2009 Page 208 of 816





Rev. 6.00 Jul. 15, 2009 Pag

The on-chip will counts for preserving the PLL lock time.

- 1. In the initial state, the multiplication ratio of PLL circuit 1 is 1.
- 2. Set a value that satisfies the given PLL lock time in the WDT and stop the WDT. The following must be set.
  - TME bit in WTCSR = 0: WDT stops

ratio can also be set in bits PFC2 to PFC0.

- Bits CKS2 to CKS0 in WTCSR: Division ratio of WDT count clock
- WTCNT: Initial counter value
- 3. Set the desired value in bits STC2 to STC0 while the MDCHG bit in STBCR is 0. Th
  - 4. This LSI pauses internally and the WDT starts incrementing. The internal and periphe clocks both stop and only the WDT is supplied with the clock. The clock will continu output on the CKIO pin.
  - 5. Supply of the specified clock starts at a WDT count overflow, and this LSI starts open again. The WDT stops after it overflows.
  - Notes: 1. When the MDCHG bit in STBCR is set to 1, changing the FRQCR value has on the operation immediately. For details, see section 8.5.3, Changing Clock ( Mode.
    - 2. The multiplication ratio should be changed after completion of the operation, chip peripheral module is operating. The internal and peripheral clocks are sto during the multiplication ratio is changed. The communication error may occu peripheral module communicating to the external IC, and the time error may of the timer unit (except the WDT). The edge detection of external interrupts (N

IRQ7 to IRQ0) cannot be performed.

the operation immediately. For details, see section 8.5.3, Changing Clock Opera Mode.

## 8.5.3 Changing Clock Operating Mode

The values of the mode control pins (MD2 to MD0) that define a clock operating mode at a power-on reset and software standby while the MDCHG bit in STBCR is set to 1 re Even if changing the FRQCR with the MDCHG bit set to 1, the clock mode cannot imm

be changed to the specified clock mode. This change can be reflected as a multiplication

division ratio after leaving software standby mode to change operating modes. Reducing settling time without changing again the multiplication ratio after the operating mode changes by the use of this.

The procedures for the mode change using software standby mode are described below.

- 1. Set bits MD2 to MD0 to the desired clock operating mode.
- 2. Set both the STBY and MDCHG bits in STBCR to 1.
- 3. Set the adequate value to the WDT so that the given oscillation settling time can be
- this time, a division ratio can be set in bits PFC2 to PFC0. During the operation before mode change, the clock cannot be changed to the specified clock.
- 5. Enter software standby mode using the SLEEP instruction.
- 6. Leave software standby mode using an interrupt.

Then stop the WDT.

7. After leaving software standby mode, this LSI starts the operation with the value of that has been set before the mode change.

4. Set FRQCR to the desired mode. Set bits STC2 to STC0 to the desired multiplication



Rev. 6.00 Jul. 15, 2009 Page 212 of 816 REJ09B0237-0600

RENESAS




Figure 8.2 Note on Using a Crystal Resonator

**Notes on Using External Clocks:** When external clocks are input from the EXTAL pin XTAL pin open. In order to prevent a malfunction due to the reflection noise caused in a line which connected to XTAL pin, cut this signal line as short as possible.

**Notes on Bypass Capacitor:** A multilayer ceramic capacitor must be inserted for each and Vcc as a bypass capacitor. The bypass capacitor must be inserted as close as possible power supply pins of the LSI. Note that the capacitance and frequency characteristics of bypass capacitor must be appropriate for the operating frequency of the LSI.

- Digital power supply pairs for internal logic A7-B7, E2-E1, E13-E12, H4-H3, K12-K13, M10-N10
- Power supply pairs for input and output A1-B1, A9-B9, B15-B14, H14-H15, K1-K2, R7-P7, P13-P14
- Power supply pairs for PLL N15-N14, R15-P15
- Analog power supply pairs for PHY N4-(N3, AP3), P4-P5
- No ground available that can be paired with R5 (Vcc3A)



Rev. 6.00 Jul. 15, 2009 Pag




Figure 8.3 Note on Using a PLL Oscillator Circuit



## The WDT has the following features:

- Can be used to ensure the clock settling time.
  - The WDT can be used when leaving software standby mode and the temporary stand which occur when the clock frequency is changed.
- Can switch between watchdog timer mode and interval timer mode.
- Internal resets in watchdog timer mode
   Internal resets are generated when the counter overflows.
- Interrupts are generated in interval timer mode

  Interval timer interrupts are generated when the counter overflows.
- Choice of eight counter input clocks
  Eight clocks (×1 to ×1/4096) that are obtained by dividing the peripheral clock can be




Figure 9.1 Block Diagram of WDT



overflow occurs, it generates a reset in watchdog timer mode and an interrupt in interval mode. WTCNT is not initialized by an internal power-on reset due to the WDT overflow is initialized to H'00 by a power-on reset input to the pin and an H-UDI reset.

WICHI IS all 0-bit reduable/writable register that increments on the selected clock. Wil

Use a word access to write to WTCNT, with H'5A in the upper byte. Use a byte access to WTCNT.

The writing method for WTCNT differs from other registers so that the WTCNT Note: cannot be changed accidentally. For details, see section 9.2.3, Notes on Register

#### 9.2.2 Watchdog Timer Control/Status Register (WTCSR)

WTCSR is an 8-bit readable/writable register composed of bits to select the clock used to counting, bits to select the timer mode and overflow flags, and enable bits.

to H'00 by a power-on reset input to the pin and an H-UDI reset. To use it for counting t settling time when leaving software standby mode, WTCSR holds its value after a coun overflow.

WTCSR holds its value in the internal reset state due to the WDT overflow. WTCSR is

Use a word access to write to WTCSR, with H'A5 in the upper byte. Use a byte access t WTCSR.

Note: The writing method for WTCNT differs from other registers so that the WTCNT cannot be changed accidentally. For details, see section 9.2.3, Notes on Register



				or an interval timer.
				0: Interval timer mode
				1: Watchdog timer mode
				Note: If WT/IT is modified when the WDT is operating, the up-count may not be p correctly.
5	_	0	R	Reserved
				This bit is always red as 0. The write value s always be 0.
4	WOVF	0	R/W	Watchdog Timer Overflow

R/W

Indicates that WTCNT has overflowed in wa timer mode. This bit is not set in interval time

1: WTCNT has overflowed in watchdog time

Indicates that WTCNT has overflowed in inte timer mode. This bit is not set in watchdog ti

1: WTCNT has overflowed in interval timer r

0: No overflow

0: No overflow

mode.

Interval Timer Overflow

Rev. 6.00 Jul. 15, 2009 Page 218 of 816

3

**IOVF** 

0

011: Pφ /32 (328 μs) 100: Pφ /64 (655 μs) 101: Pφ /256 (2.62 ms) 110: Pφ /1024 (10.49 ms) 111: Pφ /4096 (41.94 ms) Note: If bits CKS2 to CKS0 are modified v

WDT is operating, the up-count ma performed correctly. Ensure that the are modified only when the WDT is

operating.

# 9.2.3 Notes on Register Access

The watchdog timer counter (WTCNT) and watchdog timer control/status register (WTC more difficult to write to than other registers. The procedure for writing to these register below.

Writing to WTCNT and WTCSR: These registers must be written by a word transfer instruction. They cannot be written by a byte or longword transfer instruction. When wr WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as sho figure 9.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower byte data. This transfer procedure writes the lower byte data to WTCNT or WTCSR.



## 9.3.1 Canceling Software Standbys

The WDT can be used to cancel software standby mode with an NMI interrupt or external interrupt (IRQ). The procedure is described below. (The WDT does not run when resets a for canceling, so keep the RES pin low until the clock stabilizes.)

- Before transition to software standby mode, always clear the TME bit in WTCSR to 0
  the TME bit is 1, an erroneous reset or interval timer interrupt may be generated when
  count overflows.
- Set the type of count clock used in the CKS2 to CKS0 bits in WTCSR and the initial the counter in WTCNT. These values should ensure that the time till count overflow i than the clock oscillation settling time.
- 3. Move to software standby mode by executing a SLEEP instruction to stop the clock.
- 4. The WDT starts counting by detecting the change of input levels of the NMI or IRQ I5. When the WDT count overflows, the CPG starts supplying the clock and the processor
- resumes operation. The WOVF flag in WTCSR is not set when this happens.

  6. Since the WDT continues counting from H'00, set the STBY bit in STBCR to 0 in the
- processing program and this will stop the WDT to count. When the STBY bit remains LSI again enters software standby mode when the WDT has counted up to H'80. This standby mode can be canceled by a power-on reset.

RENESAS

- 5. When this STC2 to STC0 in the frequency control register (TKQCK) is written, the p stops temporarily. The WDT starts counting. 4. When the WDT count overflows, the CPG resumes supplying the clock and the proc

  - resumes operation. The WOVF flag in WTCSR is not set when this happens. 5. WTCNT stops at the value of H'00.
  - 6. Before changing WTCNT after the execution of the frequency change instruction, al confirm that the value of WTCNT is H'00 by reading WTCNT.

1. Set the WT/IT bit in WTCSR to 1, set the type of count clock in bits CKS2 to CKS0

### 9.3.3 **Using Watchdog Timer Mode**

- the initial value of the counter in WTCNT. 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
- 3. While operating in watchdog timer mode, rewrite the counter periodically to H'00 to
- the counter from overflowing. 4. When the counter overflows, the WDT sets the WOVF flag in WTCSR to 1 and gen power-on reset. WTCNT then resumes counting.

# 9.4 Usage Notes

Pay attention to the following points when using the WDT.

While using the WDT in interval mode, no overflow occurs by the H'00 immediately after H'FF to WDTCNT. (IOVF in WTCSR is not set.)

The overflow occurs at the point when the count reaches H'00 after one cycle.

This phenomenon does not occur when the WDT is used in watchdog timer mode.

Rev. 6.00 Jul. 15, 2009 Page 222 of 816



This LSI has the following power-down modes.

- Sleep mode
- Software standby mode
- Module standby mode (cache, U-memory, UBC, H-UDI, and on-chip peripheral mo

Table 10.1 shows the methods to make a transition from the program execution state, as the CPU and peripheral module states in each mode and the procedures for canceling ea

**Table 10.1 States of Power-Down Modes** 

					State			
Mode	Transition Method	CPG	CPU	CPU Register	On-Chip Memory	On-Chip Peripheral Modules	Pins	Can Proc
Sleep	Execute SLEEP instruction with STBY bit in STBCR cleared to 0.	Runs	Halts	Held	Halts (contents remained)	Run	Held	•
Software standby	Execute SLEEP instruction with STBY bit in STBCR set to 1.	Halts	Halts	Held	Halts (contents remained)	Halt	Held	•
Module standby	Set MSTP bits in STBCR2 to STBCR4 to 1.	Runs	Runs	Held	Specified module halts (contents remained)	Specified module halts	Held	•



Rev. 6.00 Jul. 15, 2009 Pag REJ09 There are following registers used for the power-down modes. For details on the addresse these registers and the states of these registers in each processing state, see section 24, Lie Registers.

- Standby control register (STBCR)
- Standby control register 2 (STBCR2)
- Standby control register 3 (STBCR3)
- Standby control register 4 (STBCR4)

Rev. 6.00 Jul. 15, 2009 Page 224 of 816



6 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
3	MDCHG	0	R/W	MD2 to MD0 Pin Control
				Specifies whether or not the values of pins MD0 are reflected in software standby movelues of pins MD2 to MD0 are reflected a from software standby mode by an interrupt the MDCHG bit has been set to 1.
				0: The values of pins MD2 to MO0 are not

All 0

R

2 to 0

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

1. Executing SLEEF instruction makes this

software standby mode

in software standby mode.

software standby mode.

Reserved

should always be 0.

1: The values of pins MD2 to MD0 are refle

These bits are always read as 0. The write

				1: Clock supply to H-UDI halted
6	MSTP9	0	R/W	Module Stop Bit 9
				When this bit is set to 1, the supply of the cl the UBC is halted.
				0: UBC operates
				1: Clock supply to UBC halted
5	MSTP8	0	R/W	Module Stop Bit 8
				When this bit is set to 1, the supply of the cl the DMAC is halted.
				0: DMAC operates
				1: Clock supply to DMAC halted
4, 3	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
2	MSTP5	0	R/W	Module Stop Bit 5
				When this bit is set to 1, the supply of the cl the cache memory is halted.
				0: Cache memory operates

R/W

0: U memory operates
1: Clock supply to the U memory halted

0

RENESAS

Module Stop Bit 4

the U memory is halted.

1: Clock supply to cache memory halted

When this bit is set to 1, the supply of the cl

REJ09B0237-0600

1

MSTP4

Rev. 6.00 Jul. 15, 2009 Page 226 of 816

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write val always be 0.
4	MSTP15	0	R/W	Module Stop Bit 15
				When this bit is set to 1, the supply of the cloc CMT is halted.
				0: CMT operates
				1: Clock supply to CMT halted
3	_	0	R	Reserved
				This bit is always read as 0. The write value stalways be 0.
2	MSTP13	0	R/W	Module Stop Bit 13
				When this bit is set to 1, the supply of the cloc SCIF2 is halted.
				0: SCIF2 operates
				1: Clock supply to SCIF2 halted
1	MSTP12	0	R/W	Module Stop Bit 12
				When this bit is set to 1, the supply of the cloc SCIF1 is halted.
				0: SCIF1 operates
				1: Clock supply to SCIF1 halted

STBCR4 is an 8-bit readable/writable register that controls the operation of modules in p down mode.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
4	MSTP23	0	R/W	Module Stop Bit 23
				When this bit is set to 1, the supply of the clock HIF is halted.
				0: HIF operates
				1: Clock supply to HIF halted
3	_	0	R	Reserved
				This bit is always read as 0. The write value she always be 0.
2	MSTP21	0	R/W	Module Stop Bit 21
				When this bit is set to 1, the supply of the clock SIOF is halted.
				0: SIOF operates
				1: Clock supply to SIOF halted
1	MSTP20	0	R/W	Module Stop Bit 20
				When this bit is set to 1, the supply of the clock PHY is halted.
				0: PHY-IF operates

Rev. 6.00 Jul. 15, 2009 Page 228 of 816

REJ09B0237-0600



1: Clock supply to PHY-IF halted

#### 10.4.1 **Transition to Sleep Mode**

Executing the SLEEP instruction when the STBY bit in STBCR is 0 causes a transition program execution state to sleep mode. Although the CPU halts immediately after execu SLEEP instruction, the contents of its internal registers remain unchanged. The on-chip modules continue to operate in sleep mode and the clock continues to be output to the C

#### 10.4.2 **Canceling Sleep Mode**

Sleep mode is canceled by an interrupt other than a user break (NMI, H-UDI, IRQ, and peripheral module) or a reset.

Canceling with Interrupt: When a user-break, NMI, H-UDI, IRQ, or on-chip peripher interrupt occurs, sleep mode is canceled and interrupt exception handling is executed. W priority level of an IRO or on-chip peripheral module interrupt is lower than the interrupt level set in the status register (SR) of the CPU, an interrupt request is not accepted prevention sleep mode from being canceled.

**Canceling with Reset:** Sleep mode is canceled by a power-on reset or an H-UDI reset.



Rev. 6.00 Jul. 15, 2009 Pag

modules registers in software standby mode.

Table 10.3 Register States in Software Standby Mode

Module	Registers Initialized	Registers Retain				
Interrupt controller (INTC)	_	All registers				
Clock pulse generator (CPG)	_	All registers				
User break controller (UBC)	_	All registers				
Bus state controller (BSC)	_	All registers				
Direct memory access controller (DMAC)	_	All registers				
Ethernet controller (EtherC)	_	All registers				
Direct memory access controller for Ethernet controller (E-DMAC)	_	All registers				
I/O port	_	All registers				
User debugging interface (H-UDI)	_	All registers				
Serial communication interface with FIFO (SCIF0 to SCIF2)	_	All registers				
Compare match timer (CMT0 and CMT1)	All registers	_				
Host interface (HIF)	_	All registers				
Serial IO with FIFO (SIOF)	_	All registers				
Ethernet physical layer transceiver (PHY) Some registers* Some register						
Note: * For details, see section 22, Ethernet Physical Layer Transceiver (PHY).						



boltware standby mode is canceled by interrupts (14111, 11Q) of a reset.

Canceling with Interrupt: The WDT can be used for hot starts. When an NMI or IRQ detected, the clock will be supplied to the entire LSI and software standby mode will be after the time set in the timer control/status register of the WDT has elapsed. Interrupt e handling is then executed. After the branch to the interrupt handling routine, clear the S' STBCR. WTCNT stops automatically. If the STBY bit is not cleared, WTCNT continue operation and a transition is made to software standby mode\* when it reaches H'80. Thi prevents data destruction due to the voltage rise by an unstable power supply voltage.

IRO cancels the software standby mode when the input condition matches the specified condition while the IRQn1S and IRQn0S bits in IRQCR are not B'00 (settings other than level detection). When the priority level of an IRQ interrupt is lower than the interrupt r set in the status register (SR) of the CPU, the execution of the instruction following the instruction starts again after the cancellation of software standby mode. When the priori an IRQ interrupt is higher than the interrupt mask level set in the status register (SR) of IRQ interrupt exception handling is executed after the cancellation of software standby

Note: \* This software standby mode can be canceled only by a power-on reset.



Figure 10.1 Canceling Standby Mode with STBY Bit in STBCR

**Canceling with Reset:** Software standby mode is canceled by a power-on reset. Keep the low until the clock oscillation settles. The internal clock will continue to be output to the pin.

# 10.6 Module Standby Mode

# 10.6.1 Transition to Module Standby Mode

Setting the MSTP bits in the standby control registers (STBCR2 to STBCR4) to 1 halts the of clocks to the corresponding on-chip peripheral modules. This function can be used to power consumption in normal mode.

In module standby mode, the states of the external pins of the on-chip peripheral modules depending on the on-chip peripheral module and port settings. Almost all of the registers previous state.

### 10.6.2 Canceling Module Standby Function

The module standby function can be canceled by clearing the MSTP bits in STBCR2 to S to 0, or by a power-on reset.

Rev. 6.00 Jul. 15, 2009 Page 232 of 816



11.1 Features

- Transmission and reception of Ethernet/IEEE802.3 frames
- Supports 10/100 Mbps receive/transfer
- Supports full-duplex and half-duplex modes
- Conforms to IEEE802.3u standard MII (Media Independent Interface)
- Magic Packet detection and Wake-On-LAN (WOL) signal output
- Conforms to IEEE802.3x flow control



Rev. 6.00 Jul. 15, 2009 Pag




Figure 11.1 Configuration of EtherC



			= -
0	MII_TXD3 to	Output	Transmit Data
	MII_TXD0*		4-bit transmit data
0	TX-ER*	Output	Transmit Error
			Notifies the PHY-LSI of error during transmission
0	RX-DV*	Input	Receive Data Valid
			Indicates that valid receive data is on pins MII_RXD3 to MII_RXD0.
0	MII_RXD3 to	Input	Receive Data
	MII_RXD0*		4-bit receive data
0	RX-ER*	Input	Receive Error
			Identifies error state occurred during data reception.
0	CRS	Input	Carrier Detection
			Carrier detection signal
0	COL	Input	Collision Detection
			Collision detection signal
0	MDC	Output	Management Data Clock
			Reference clock signal for information transfer via MDIC
0	MDIO	Input/	Management Data I/O
		Output	Bidirectional signal for exchange of management inform between this LSI and PHY

Output

0

TX-EN\*



REJ09

Timing reference signal for the RX-DV, MII\_RXD3 to MI

Indicates that transmit data is ready on pins MII\_TXD3 t

**RX-ER** signals

Transmit Enable

Rev. 6.00 Jul. 15, 2009 Page 236 of 816




- MAC address high register (MAHR)
  - MAC address low register (MALR)
  - Receive frame length register (RFLR)

  - PHY status register (PSR)
  - Transmit retry over counter register (TROCR)
  - Delayed collision detect counter register (CDCR)
  - Lost carrier counter register (LCCR)
  - Carrier not detect counter register (CNDCR)
  - CRC error frame counter register (CEFCR)
  - Frame receive error counter register (FRECR)
  - Too-short frame receive counter register (TSFRCR)

  - Too-long frame receive counter register (TLFRCR)
  - Residual-bit frame counter register (RFCR)
  - Multicast address frame counter register (MAFCR)
  - IPG register (IPGR)
  - Automatic PAUSE frame set register (APR)
  - Manual PAUSE frame set register (MPR)
  - PAUSE frame retransfer count set register (TPAUSER)

				· · · · · · · · · · · · · · · ·
31 to 20	_	All 0	R	Reserved
				These bits are always read as 0. The write va should always be 0.
19	ZPF	0	R/W	0 time parameter PAUSE Frame Use Enable
				0: Disables PAUSE frame control in which the parameter is 0.
				The next frame is transmitted after the time indicated by the Timer value has elapsed. \text{V} EtherC receives a PAUSE frame with the ti indicated by the Timer value set to 0, the P frame is discarded.
				1: Enables PAUSE frame control in which the parameter is 0.
				A PAUSE frame with the Timer value set to transmitted when the number of data in the FIFO is less than the FCFTR value before tindicated by the Timer value has not elapse the EtherC receives a PAUSE frame with the indicated by the Timer value set to 0, the transmit state is canceled.
18	PFR	0	R/W	PAUSE Frame Receive Mode
				0: PAUSE frame is not transferred to the E-DM
				1: PAUSE frame is transferred to the E-DMAC
17	RXF	0	R/W	Receive Flow Control Operating Mode
				0: PAUSE frame detection function is disabled
				1: Receive flow control function is enabled
Rev. 6.00	Jul. 15, 2009	Page 238	of 816	Denies as

Description





Bit Name Value

R/W

				For a frame with an error, a CRC error is refl the ECSR of the E-DMAC and the status of the descriptor. For a frame without an error, the received as normal frame.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write v should always be 0.
9	MPDE	0	R/W	Magic Packet Detection Enable
				Enables or disables Magic Packet detection hardware to allow activation from the Ethern
				0: Magic Packet detection is not enabled
				1: Magic Packet detection is enabled
8, 7	_	All 0	R	Reserved
				These bits are always read as 0. The write v should always be 0.
6	RE	0	R/W	Reception Enable
				If a frame is being received when this bit is s

with an error.

without an error.

1: A frame with a CRC error is received as a

from receive function enabled (RE = 1) to dis = 0), the receive function will be enabled unti of the corresponding frame is completed.

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

0: Receive function is disabled1: Receive function is enabled

				always be 0.
3	ILB	0	R/W	Internal Loop Back Mode
				Specifies loopback mode in the EtherC.
				0: Normal data transmission/reception is perfo
				1: When DM = 1, data loopback is performed the MAC in the EtherC.
2	ELB	0	R/W	External Loop Back Mode
				This bit value is output directly to this LSI's ge purpose external output pin (EXOUT). This bit for loopback mode directives, etc., in the LSI, EXOUT pin. In order for LSI loopback to be implemented using this function, the LSI must pin corresponding to the EXOUT pin.

R/W

0: Low-level output from the EXOUT pin1: High-level output from the EXOUT pin

Specifies the EtherC transfer method.

0: Half-duplex transfer is specified

1: Full-duplex transfer is specified

Rev. 6.00 Jul. 15, 2009 Page 240 of 816

0

**Duplex Mode** 

1

DM

# 11.3.2 EtherC Status Register (ECSR)

ECSR is a 32-bit readable/writable register and indicates the status in the EtherC. This s be notified to the CPU by interrupts. When 1 is written to the PSRTO, LCHNG, MPD, a the corresponding flags can be cleared. Writing 0 does not affect the flag. For bits that g interrupt, the interrupt can be enabled or disabled according to the corresponding bit in 1

The interrupts generated due to this status register are indicated in the ECI bit in EESR.

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write versions of the should always be 0.
4	PSRTO	0	R/W	PAUSE Frame Retransfer Retry Over
				Indicates that during the retransfer of PAUS when the flow control is enabled, the number has exceeded the upper limit set in the auto PAUSE frame retransfer count set register (TPAUSER).
				Number of PAUSE frame retransfers has exceeded the upper limit
				Number of PAUSE frame retransfers has the upper limit
3		0	R	Reserved
				This bit is always read as 0. The write value always be 0.

Rev. 6.00 Jul. 15, 2009 Pag REJ09

				•
				Indicates that a Magic Packet has been detective the line.
				0: Magic Packet has not been detected
				1: Magic Packet has been detected
0	ICD	0	R/W	Illegal Carrier Detection
				Indicates that the PHY has detected an illegation on the line. If a change in the signal input from

PHY occurs before the software recognition paths the correct information may not be obtained. The timing specification for the PHY used.

0: LSI has not detected an illegal carrier on the limits the software recognition paths are considered.

Rev. 6.00 Jul. 15, 2009 Page 242 of 816

RENESAS

3	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
2	LCHNGIP	0	R/W	LINK Signal Changed Interrupt Enable
				0: Interrupt notification by the LCHNG bit is
				1: Interrupt notification by the LCHNG bit is
1	MPDIP	0	R/W	Magic Packet Detection Interrupt Enable
				0: Interrupt notification by the MPD bit is dis
				1: Interrupt notification by the MPD bit is en
0	ICDIP	0	R/W	Illegal Carrier Detection Interrupt Enable
				0: Interrupt notification by the ICD bit is disa

RENESAS

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

0: Interrupt notification by the PSRTO bit is 1: Interrupt notification by the PSRTO bit is

1: Interrupt notification by the ICD bit is ena

				Indicates the level of the MDIO pin.
2	MDO	0	R/W	MII Management Data-Out
				Outputs the value set to this bit from the MDIO when the MMD bit is 1.
1	MMD	0	R/W	MII Management Mode
				Specifies the data read/write direction with resp the MII.
				0: Read direction is indicated
				1: Write direction is indicated
0	MDC	0	R/W	MII Management Data Clock
				Outputs the value set to this bit from the MDC p supplies the MII with the management data clos the method of accessing the MII registers, see 11.4.4, Accessing MII Registers.

\_\_\_\_\_



MA16	These bits are used to set the upper 32 bits of address.
	If the MAC address is 01-23-45-67-89-AB (hexadecimal), the value set in this register is H'01234567.

# 11.3.6 MAC Address Low Register (MALR)

MALR is a 32-bit readable/writable register that specifies the lower 16 bits of the 48-bit address. The settings in this register are normally made in the initialization process after The MAC address setting must not be changed while the transmitting and receiving functionabled. To switch the MAC address setting, return the EtherC and E-DMAC to their in by means of the SWR bit in EDMR before making settings again.

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write valued always be 0.
15 to 0	MA15 to MA0	All 0	R/W	MAC Address Bits 15 to 0
				These bits are used to set the lower 16 bits MAC address.
				If the MAC address is 01-23-45-67-89-AB (hexadecimal), the value set in this register H'000089AB.



11 to 0	RFL11 to RFL0	All 0	R/W	Receive Frame Length 11 to 0
				The frame length described here refers to all from the destination address up to and includ CRC data. Frame contents from the destinati address up to and including the data are actutransferred to memory. CRC data is not include the transfer.
				When data that exceeds the specified value i received, the part of the data that exceeds th specified value is discarded.
				H'000 to H'5EE: 1,518 bytes
				H'5EF: 1,519 bytes
				H'5F0: 1,520 bytes
				:

Rev. 6.00 Jul. 15, 2009 Page 246 of 816

REJ09B0237-0600

RENESAS

H'7FF: 2,047 bytes

H'800 to H'FFF: 2,048 bytes

The Link status can be read by connecting t signal output from the PHY to the LNKSTA the polarity, refer to the PHY specifications connected.

#### **Transmit Retry Over Counter Register (TROCR)** 11.3.9

TROCR is a 32-bit counter that indicates the number of frames that were unable to be tr in 16 transmission attempts including the retransfer. When 16 transmission attempts have TROCR is incremented by 1. When the value in this register reaches H'FFFFFFF, the halted. The counter value is cleared to 0 by a write to this register with any value.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	TROC31 to	All 0	R/W	Transmit Retry Over Count
	TROC0			These bits indicate the number of frames the unable to be transmitted in 16 transmission including the retransfer.

## 11.3.11 Lost Carrier Counter Register (LCCR)

LCCR is a 32-bit counter that indicates the number of times the carrier was lost during data transmission. When the value in this register reaches H'FFFFFFF, the count is halted. To counter value is cleared to 0 by writing to this register with any value.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	LCC31 to	All 0	R/W	Lost Carrier Count
	LCC0			These bits indicate the number of times the c was lost during data transmission.

### 11.3.12 Carrier Not Detect Counter Register (CNDCR)

CNDCR is a 32-bit counter that indicates the number of times the carrier could not be determined while the preamble was being sent. When the value in this register reaches H'FFFFFFFF, is halted. The counter value is cleared to 0 by a write to this register with any value.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0 CNDC3		All 0	R/W	Carrier Not Detect Count
	CNDC0			These bits indicate the number of times the c was not detected.

Rev. 6.00 Jul. 15, 2009 Page 248 of 816



#### 11.3.14 Frame Receive Error Counter Register (FRECR)

FRECR is a 32-bit counter that indicates the number of frames input from the PHY for veceive error was indicated by the RX-ER pin. FRECR is incremented each time the RX becomes active. When the value in this register reaches H'FFFFFFFF, the count is halter counter value is cleared to 0 by a write to this register with any value.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	FREC31 to	All 0	R/W	Frame Receive Error Count
	FREC0			These bits indicate the count of errors durin reception.

#### 11.3.15 Too-Short Frame Receive Counter Register (TSFRCR)

TSFRCR is a 32-bit counter that indicates the number of frames of fewer than 64 bytes been received. When the value in this register reaches H'FFFFFFF, the count is halted. counter value is cleared to 0 by a write to this register with any value.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	TSFC31 to	All 0	R/W	Too-Short Frame Receive Count
	TSFC0			These bits indicate the count of frames rece a length of less than 64 bytes.



Rev. 6.00 Jul. 15, 2009 Pag

31 t	31 to 0 TLFC31 to	All 0	H/VV	Too-Long Frame Receive Count
	TLFC0			These bits indicate the count of frames receiv a length exceeding the value in RFLR.

#### 11.3.17 Residual-Bit Frame Counter Register (RFCR)

RFCR is a 32-bit counter that indicates the number of frames received containing residua (less than an 8-bit unit). When the value in this register reaches H'FFFFFFF, the count is The counter value is cleared to 0 by a write to this register with any value.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	RFC31 to	All 0	R/W	Residual-Bit Frame Count
	RFC0			These bits indicate the count of frames recei containing residual bits.

## 11.3.18 Multicast Address Frame Counter Register (MAFCR)

MAFCR is a 32-bit counter that indicates the number of frames received with a specified

Bit	Bit Name	Value	R/W	Description
31 to 0	MAFC31 to	All 0	R/W	Multicast Address Frame Count
	MAFC0			These bits indicate the count of multicast for received.

RENESAS

to 0	IPG4 to IPG0	H'13	H/W	Inter Packet Gap
				Sets the IPG value every 4-bit time.
				H'00: 20-bit time
				H'01: 24-bit time
				: :
				H'13: 96-bit time (Initial value)
				: :
				H'1F: 144-bit time

#### **Automatic PAUSE Frame Set Register (APR)**

APR sets the TIME parameter value of the automatic PAUSE frame. When transmitting automatic PAUSE frame, the value set in this register is used as the TIME parameter of PAUSE frame.

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 16	i —	All 0	R	Reserved
				These bits are always read as 0. The write vishould always be 0.
15 to 0	AP15 to AP0	All 0	R/W	Automatic PAUSE
				Sets the TIME parameter value of the auton

PAUSE frame. At this time, 1 bit means 512

Sets the TIME parameter value of the manual frame. At this time, 1 bit means 512-bit time. values are undefined.

H'FFFF: Number of times of retransfer is 655

### 11.3.22 PAUSE Frame Retransfer Count Set Register (TPAUSER)


TPAUSER sets the upper limit of the number of times of the PAUSE frame retransfer. The must not be changed while the transmitting function is enabled.

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
15 to 0	TPAUSE15 to TPAUSE0	All 0	R/W	Upper Limit of the Number of Times of PAUS Retransfer
				H'0000: Unlimited number of times of retrans
				H'0001: Retransfer once
				: :





Rev. 6.00 Jul. 15, 2009 Pag



[Legend] FDPX: Full Duplex

HDPX: Half Duplex
SFD: Start Frame Delimiter

Notae: 1 Transmission ret

is not retried.

Notes: 1. Transmission retry processing includes both jam transmission that depends on collision detection and the adjustment of transmission intervals based on the back-off algorithm.
 Transmission is retried only when data of 512 bits or less (including the preamble and SFD) is transmitted. When a collision is detected during the transmission of data greate than 512 bits, only jam is transmitted and transmission based on the back-off algorithm

Figure 11.2 EtherC Transmitter State Transitions

- 1. When the transmit enable (TE) bit is set, the transmitter enters the transmit idle state.
- 2. When a transmit request is issued by the transmit E-DMAC, the EtherC sends the pre after a transmission delay equivalent to the frame interval time. If full-duplex transfer selected, which does not require carrier detection, the preamble is sent as soon as a tra request is issued by the E-DMAC.

Rev. 6.00 Jul. 15, 2009 Page 254 of 816 REJ09B0237-0600

RENESAS

the E-DMAC. Figure 11.3 shows the state transitions of the EtherC receiver.




Figure 11.3 EtherC Receiver State Transmissions



Rev. 6.00 Jul. 15, 2009 Pag

#### 11.4.3 MII Frame Timing

Each MII Frame timing is shown in figure 11.4.




Figure 11.4 (1) MII Frame Transmit Timing (Normal Transmission)




Figure 11.4 (2) MII Frame Transmit Timing (Collision)

Rev. 6.00 Jul. 15, 2009 Page 256 of 816








Figure 11.4 (4) MII Frame Receive Timing (Normal Reception)




Figure 11.4 (5) MII Frame Receive Timing (Reception Error (1))




Figure 11.4 (6) MII Fame Receive Timing (Reception Error (2))



Rev. 6.00 Jul. 15, 2009 Pag

Item	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IE
Number of bits	32	2	2	5	5	2	16	
Read	11	01	10	00001	RRRRR	Z0	DD	
Write	11	01	01	00001	RRRRR	10	DD	

[Legend]

PRE: 32 consecutive 1s

ST: Write of 01 indicating start of frame OP: Write of code indicating access type

PHYAD: Write of 0001 if the PHY address is 1 (sequential write starting with the MSB).

This bit changes depending on the PHY address.

REGAD: Write of 0001 if the register address is 1 (sequential write starting with the MSB).

This bit changes depending on the PHY register address.

TA: Time for switching data transmission source on MII interface

(a) Write: 10 written

(b) Read: Bus release (notation: Z0) performed

DATA: 16-bit data. Sequential write or read from MSB

(a) Write: 16-bit data write (b) Read: 16-bit data read

IDLE: Wait time until next MII management format input

(a) Write: Independent bus release (notation: X) performed (b) Read: Bus already released in TA; data control unnecessary

Figure 11.5 MII Management Frame Format






Figure 11.6 (1) 1-Bit Data Write Flowchart




Figure 11.6 (2) Bus Release Flowchart (TA in Read in Figure 11.5)




Figure 11.6 (3) 1-Bit Data Read Flowchart



# 11.4.5 Magic Packet Detection

(WOL) facility that activates various peripheral devices connected to a LAN from the hor other source. This makes it possible to construct a system in which a peripheral device a Magic Packet sent from the host device or other source, and activates itself. When the Packet is detected, data is stored in the FIFO of the E-DMAC by the broadcast packet the received data previously and the EtherC is notified of the receiving status. To return to a operation from the interrupt processing, initialize the EtherC and E-DMAC by using the in the E-DMAC mode register (EDMR).

The EtherC has a Magic Packet detection function. This function provides a Wake-On-I

rigure 11.0 (4) independent bus kelease riowchart (IDLE in Write in rigure

With a Magic Packet, reception is performed regardless of the destination address. As a function is valid, and the WOL pin enabled, only in the case of a match with the destina address specified by the format in the Magic Packet. Further information on Magic Packet found in the technical documentation published by AMD Corporation.

The procedure for using the WOL function with this LSI is as follows.

- 1. Disable interrupt source output by means of the various interrupt enable/mask regist
- Set the Magic Packet detection enable bit (MPDE) in the EtherC mode register (ECN
   Set the Magic Packet detection interrupt enable bit (MPDIP) in the EtherC interrupt
- register (ECSIPR) to the enable setting.
- 4. If necessary, set the CPU operating mode to sleep mode or set supporting functions standby mode.
- 5. When a Magic Packet is detected, an interrupt is sent to the CPU. The WOL pin not peripheral LSIs that the Magic Packet has been detected.



Rev. 6.00 Jul. 15, 2009 Pag




Figure 11.7 Changing IPG and Transmission Efficiency

#### 11.4.7 Flow Control

The EtherC supports flow control functions conforming to IEEE802.3x in full-duplex operations control can be applied to both receive and transmit operations. The methods for transpace PAUSE frames when controlling flow are as follows:

Automatic PAUSE Frame Transmission: For receive frames, PAUSE frames are autor

transmitted when the number of data in the receive FIFO (included in E-DMAC) reaches set in the flow control FIFO threshold register (FCFTR) of the E-DMAC. The TIME paraincluded in the PAUSE frame at this time is set by the automatic PAUSE frame setting re (APR). The automatic PAUSE frame transmission is repeated until the number of data in receive FIFO becomes less than the FCFTR setting as the receive data is read from the FCFTR setting as the receive data is

The upper limit of the number of retransfers of the PAUSE frame can also be set by the a PAUSE frame retransfer count set register (TPAUSER). In this case, PAUSE frame trans is repeated until the number of data becomes FCFTR value set or below, or the number of transmits reaches the value set by TPAUSER. The automatic PAUSE frame transmission enabled when the TXF bit in the EtherC mode register (ECMR) is 1.

Rev. 6.00 Jul. 15, 2009 Page 262 of 816



Figure 11.8 shows the example of connection to a DP83846AVHG by National Semicor Corporation.




Figure 11.8 Example of Connection to DP83846AVHG



Rev. 6.00 Jul. 15, 2009 Pag

changed interrupt accidentally.

Flow Control Defect 1 Once a PAUSE frame is received while the receiving flow control is enabled in full-d

mode (the RXF bit in ECMR = 1), each time when the local station receives a normal frame (non-PAUSE frame without a CRC error), the TIME parameter specified by the frame that has been previously received is incorrectly applied. As a result, unnecessar time is generated to slow down the transmission throughput. The TIME parameter va maintained until another PAUSE frame is received.

This defect can be prevented if the destination station supports the function to transmi time PAUSE frame as the same as this LSI does. Enable the use of 0 time PAUSE fra this LSI (the ZPF bit in ECMR = 1) before the 0 time PAUSE frame is received from destination station. This clears the TIME parameter incorrectly maintained in the Ethe prevents the unnecessary waiting time for transmission to be generated.

This defect may be generated only in the R4S76190. In the R4S76191, the defect corrected.

Note: This defect may be generated only in the R4S76190. In the R4S76191, the defect

te: This defect may be generated only in the R4S76190. In the R4S76191, the defectorrected.



Rev. 6.00 Jul. 15, 2009 Page 266 of 816



#### 12.1 Features

The E-DMAC has the following features:

- The load on the CPU is reduced by means of a descriptor management system
- Transmit/receive frame status information is indicated in descriptors
  - Achieves efficient system bus utilization through the use of block transfer (16-byte use)
- Supports single-frame/multi-buffer operation




Figure 12.1 Configuration of E-DMAC, and Descriptors and Buffers



Rev. 6.00 Jul. 15, 2009 Pag

- EtherC/E-DMAC status interrupt permission register (EESIDE
- EtherC/E-DMAC status interrupt permission register (EESIPR)
- Transmit/receive status copy enable register (TRSCER)
- Receive missed-frame counter register (RMFCR)
- Transmit FIFO threshold register (TFTR)
- Transmit Tit o unesmola register
- FIFO depth register (FDR)
- Receiving method control register (RMCR)
- E-DMAC operation control register (EDOCR)
- Receive buffer write address register (RBWAR)
- Receive descriptor fetch address register (RDFAR)
- Transmit buffer read address register (TBRAR)
- Transmit descriptor fetch address register (TDFAR)
- Flow control FIFO threshold register (FCFTR)
- Transmit interrupt register (TRIMD)

Rev. 6.00 Jul. 15, 2009 Page 268 of 816

REJ09B0237-0600

RENESAS

		Initial		
Bit	Bit Name	value	R/W	Description
31 to 7	_	All 0	R	Reserved
				These bits are always read as 0. The write v should always be 0.
6	DE	0	R/W	E-DMAC Data Endian Convert
				Selects whether or not the endian format is on data transfer by the E-DMAC. However, to format of the descriptors and E-DMAC regis are not converted regardless of this bit setting.
				0: Endian format not converted (big endian)
				1: Endian format converted (little endian)
5	DL1	0	R/W	Descriptor Length
4	DL0	0	R/W	These bits specify the descriptor length.
				00: 16 bytes
				01: 32 bytes
				10: 64 bytes
				11: Reserved (setting prohibited)
3 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write v

the internal ous clock by has crapsed.

should always be 0.

When  $B\phi = 33$  MHz: 1.94  $\mu$ S This bit is always read as 0. 0: Writing 0 is ignored (E-DMAC operation is

> affected) 1: Writing 1 resets the EtherC and E-DMAC a automatically cleared

#### **E-DMAC Transmit Request Register (EDTRR)** 12.2.2

The EDTRR is a 32-bit readable/writable register that issues transmit directives to the E-When transmission of one frame is completed, the next descriptor is read. If the transmit descriptor active bit in this descriptor has the "active" setting, transmission is continued. transmit descriptor active bit has the "inactive" setting, the TR bit is cleared and operation transmit DMAC is halted.

Bit	Bit Name	Initial value	R/W	Description
31 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
0	TR	0	R/W	Transmit Request
				Transmission-halted state. Writing 0 does transmission. Termination of transmission controlled by the active bit in the transmit of the state.
				1: Start of transmission. The relevant description read and a frame is sent with the transmit a set to 1



		0: The receive function is disabled*
		<ol> <li>A receive descriptor is read and the E-DN ready to receive</li> </ol>
Note:	*	If the receive function is disabled during frame reception, write-back is not pe successfully to the receive descriptor. Following pointers to read a receive de become abnormal and the E-DMAC cannot operate successfully. In this case the E-DMAC reception enabled again, execute a software reset by the SWR

Description

should always be 0.

Receive Request

These bits are always read as 0. The write

Reserved

EDMR. To make the E-DMAC reception disabled without executing a softwar set the RE bit in ECMR. Next, after the E\_DMAC has completed the reception write-back to the receive descriptor has been confirmed, disable the receive for the received for the rec

DΙ

0

31 to 1

DIL Maille

this register.

RR

value

All 0

0

IT/VV

R/W

R

Rev. 6.00 Jul. 15, 2009 Pag

TDLA0	The lower bits are set as follows according to specified descriptor length.
	16-byte boundary: TDLA3 to TDLA0 = 0000
	32-byte boundary: TDLA4 to TDLA0 = 00000

64-byte boundary: TDLA5 to TDLA0 = 00000

#### 12.2.5 Receive Descriptor List Address Register (RDLAR)

RDLAR is a 32-bit readable/writable register that specifies the start address of the receive descriptor list. Descriptors have a boundary configuration in accordance with the descript indicated by the DL bit in EDMR. This register must not be written to during reception. Modifications to this register should only be made while reception is disabled by the RR in the E-DMAC Receive Request Register (EDRRR).

		Initial		
Bit	Bit Name	value	R/W	Description
31 to 0 RDLA31 to RDLA0	RDLA31 to	All 0	R/W	Receive Descriptor Start Address
	RDLA0			The lower bits are set as follows according to specified descriptor length.
				16-byte boundary: RDLA3 to RDLA0 = 0000
				32-byte boundary: RDLA4 to RDLA0 = 00000
				64-byte boundary: RDLA5 to RDLA0 = 00000

Rev. 6.00 Jul. 15, 2009 Page 272 of 816



D:4	Bit Name	Initial	D/M	Description
Bit	Dit Name	value	R/W	Description
31	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
30	TWB	0	R/W	Write-Back Complete
				Indicates that write-back from the E-DMAC to corresponding descriptor has completed. The operation is enabled when the TIS bit in TRI to 1.
				<ol><li>Write-back has not completed, or no trans directive</li></ol>
				1: Write-back has completed
29 to 27	_	All 0	R	Reserved
				These bits are always read as 0. The write $v$ should always be 0.
26	TABT	0	R/W	Transmit Abort Detection
				Indicates that frame transmission by the Eth been aborted because of an error during tra
				Frame transmission has not been aborted transmit directive
				1: Frame transmit has been aborted

			0: Receive frame counter has not overflowed
			1: Receive frame counter overflows
ADE	0	R/W	Address Error
			Indicates that the memory address that the E tried to transfer is found illegal.
			<ol><li>Illegal memory address not detected (norm operation)</li></ol>
			1: Illegal memory address detected
			Note: When an address error is detected, the halts transmitting/receiving. To resume operation, set the E-DMAC again after reset by means of the SWR bit in EDM
ECI	0	R	EtherC Status Register Interrupt Source
			This bit is a read-only bit. When the source of ECSR interrupt in the EtherC is cleared, this l

cleared.

detected

0: EtherC status interrupt source has not bee

1: EtherC status interrupt source has been de

23

22

Rev. 6.00 Jul. 15, 2009 Page 274 of 816 REJ09B0237-0600



				descriptor.
				0: Transfer not complete, or no transfer dire
				1: Transfer complete
20	TDE	0	R/W	Transmit Descriptor Empty
				Indicates that the transmission descriptor va (TACT) in the descriptor is not set when the reads the transmission descriptor when the descriptor is not the last one of the frame for buffer frame processing. As a result, an incoframe may be transmitted.
				0: Transmit descriptor active bit TACT = 1 d
				1: Transmit descriptor active bit TACT = 0 d

transmission descriptor valid bit (TACT) in the descriptor is not set, transmission is comple this bit is set to 1. After frame transmission, DMAC writes the transmission status back to

When transmission descriptor empty (TDE = occurs, execute a software reset and initiate transmission. In this case, the address that the transmit descriptor list address register (

1: Underflow has occurred

0

19

**TFUF** 

transmitted first.

sent onto the line.

Transmit FIFO Underflow

0: Underflow has not occurred

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				receive descriptor and initiating receiving.
				0: Receive descriptor active bit RACT = 1 not
				1: Receive descriptor active bit RACT = 0 det
16	RFOF	0	R/W	Receive FIFO Overflow
				Indicates that the receive FIFO has overflowe frame reception.
				0: Overflow has not occurred
				1: Overflow has occurred
15 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
11	CND	0	R/W	Carrier Not Detect
				Indicates the carrier detection status.

R/W

during frame transmission.
0: Delayed collision not detected
 1: Delayed collision detected

Rev. 6.00 Jul. 15, 2009 Page 276 of 816

0

0

RENESAS

0: A carrier is detected when transmission sta1: A carrier is not detected when transmission

Indicates that loss of the carrier has been det

Indicates that a delayed collision has been de

**Detect Loss of Carrier** 

during frame transmission.

0: Loss of carrier not detected

1: Loss of carrier detected

**Delayed Collision Detect** 

DLC

CD

10

9

				1: Multicast address frame has been receive
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write vectors should always be 0.
4	RRF	0	R/W	Receive Residual-Bit Frame
				0: Residual-bit frame has not been received
				1: Residual-bit frame has been received
3	RTLF	0	R/W	Receive Too-Long Frame
				Indicates that the frame more than the numl receive frame length upper limit set by RFLI EtherC has been received.
				0: Too-long frame has not been received

R/W

**CERF** 0 CRC Error on Received Frame R/W 0: CRC error not detected 1: CRC error detected

0

0

2

1

0

**RTSF** 

**PRE** 

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

1: Too-long frame has been received

Indicates that a frame of fewer than 64 bytes

0: Too-short frame has not been received 1: Too-short frame has been received

0: PHY receive error not detected 1: PHY receive error detected

Receive Too-Short Frame

PHY Receive Error

0: Multicast address frame has not been rec

received.

				0: Write-back complete interrupt is disabled
				1: Write-back complete interrupt is enabled
29 to 27	_	All 0	R	Reserved
				These bits are always read as 0. The write val always be 0.
26	TABTIP	0	R/W	Transmit Abort Detection Interrupt Permission
				0: Transmit abort detection interrupt is disable
				1: Transmit abort detection interrupt is enabled
25	RABTIP	0	R/W	Receive Abort Detection Interrupt Permission
				0: Receive abort detection interrupt is disabled
				1: Receive abort detection interrupt is enabled
24	RFCOFIP	0	R/W	Receive Frame Counter Overflow Interrupt Pe
				0: Receive frame counter overflow interrupt is
				1: Receive frame counter overflow interrupt is
23	ADEIP	0	R/W	Address Error Interrupt Permission
				0: Address error interrupt is disabled
				1: Address error interrupt is enabled
22	ECIIP	0	R/W	EtherC Status Register Interrupt Permission
				0: EtherC status interrupt is disabled
				1: EtherC status interrupt is enabled
21	TCIP	0	R/W	Frame Transmit Complete Interrupt Permission
				0: Frame transmit complete interrupt is disable
				1: Frame transmit complete interrupt is enable

Write-Back Complete Interrupt Permission

Rev. 6.00 Jul. 15, 2009 Page 278 of 816



REJ09B0237-0600

TWBIP

30

17	RDEIP	0	R/W	Receive Descriptor Empty Interrupt Permission
				0: Receive descriptor empty interrupt is disab
				1: Receive descriptor empty interrupt is enable
16	RFOFIP	0	R/W	Receive FIFO Overflow Interrupt Permission
				0: Receive FIFO overflow interrupt is disabled
				1: Receive FIFO overflow interrupt is enabled
15 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
11	CNDIP	0	R/W	Carrier Not Detect Interrupt Permission
				0: Carrier not detect interrupt is disabled
				1: Carrier not detect interrupt is enabled
10	DLCIP	0	R/W	Detect Loss of Carrier Interrupt Permission
				0: Detect loss of carrier interrupt is disabled
				1: Detect loss of carrier interrupt is enabled

R/W

CDIP

**TROIP** 

0

0

9

8

Delayed Collision Detect Interrupt Permission

0: Delayed collision detect interrupt is disable 1: Delayed collision detect interrupt is enabled Transmit Retry Over Interrupt Permission

0: Transmit retry over interrupt is disabled 1: Transmit retry over interrupt is enabled

REJ09

1: Frame received interrupt is enabled

			1: Receive residual-bit frame interrupt is enable
RTLFIP	0	R/W	Receive Too-Long Frame Interrupt Permission
			0: Receive too-long frame interrupt is disabled
			1: Receive too-long frame interrupt is enabled
RTSFIP	0	R/W	Receive Too-Short Frame Interrupt Permission
			0: Receive too-short frame interrupt is disabled
			1: Receive too-short frame interrupt is enabled
PREIP	0	R/W	PHY-LSI Receive Error Interrupt Permission
			0: PHY-LSI receive error interrupt is disabled
			1: PHY-LSI receive error interrupt is enabled

**CRC Error on Received Frame** 

0: CRC error on received frame interrupt is disc1: CRC error on received frame interrupt is ena

Rev. 6.00 Jul. 15, 2009 Page 280 of 816

**CERFIP** 

0

REJ09B0237-0600

RENESAS

	-		
			These bits are always read as 0. The write va always be 0.
CNDCE	0	R/W	CND Bit Copy Directive
			<ol><li>Indicates the CND bit state in bit TFS3 in the descriptor</li></ol>
			Occurrence of the corresponding interrupt i indicated in bit TFS3 of the transmit descrip
DLCCE	0	R/W	DLC Bit Copy Directive
			<ol><li>Indicates the DLC bit state in bit TFS2 of th descriptor</li></ol>
			Occurrence of the corresponding interrupt i indicated in bit TFS2 of the transmit descrip
CDCE	0	R/W	CD Bit Copy Directive
			<ol><li>Indicates the CD bit state in bit TFS1 of the descriptor</li></ol>
			Occurrence of the corresponding interrupt i indicated in bit TFS1 of the transmit descrip
TROCE	0	R/W	TRO Bit Copy Directive
			<ol><li>Indicates the TRO bit state in bit TFS0 of the descriptor</li></ol>
			Occurrence of the corresponding interrupt i indicated in bit TFS0 of the receive descript
	DLCCE	DLCCE 0	DLCCE 0 R/W

Description

Reserved

Initial

value

All 0

R/W

R

**Bit Name** 

Bit

31 to 12

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				<ol><li>Indicates the RRF bit state in bit RFS4 of th descriptor</li></ol>
				Occurrence of the corresponding interrupt is indicated in bit RFS4 of the receive descript
3	RTLFCE	0	R/W	RTLF Bit Copy Directive
				0: Indicates the RTLF bit state in bit RFS3 of t descriptor
				Occurrence of the corresponding interrupt is indicated in bit RFS3 of the receive descript
2	RTSFCE	0	R/W	RTSF Bit Copy Directive
				0: Indicates the RTSF bit state in bit RFS2 of t receive descriptor
				Occurrence of the corresponding interrupt is indicated in bit RFS2 of the receive descript
1	PRECE	0	R/W	PRE Bit Copy Directive
				0: Indicates the PRF bit state in bit RFS1 of th descriptor
				Occurrence of the corresponding interrupt is indicated in bit RFS1 of the receive descript

1: Occurrence of the corresponding interrupt is indicated in bit RFS0 of the receive descripto

CERFCE

RENESAS

**CERF Bit Copy Directive** 

receive descriptor

0: Indicates the CERF bit state in bit RFS0 of t

REJ09B0237-0600

0

				These bits are always read as 0. The write v should always be 0.
15 to 0	MFC15 to MFC0	All 0	R	Missed-Frame Counter
				Indicate the number of frames that are disca not transferred to the receive buffer during r

				should always be 0.
10 to 0	TFT10 to	All 0	R/W	Transmit FIFO threshold
	TFT0			When setting a transmit FIFO, the FIFO must a smaller value than the specified value of the capacity by FDR.
				H'00: Store and forward modes
				H'01 to H'0C: Setting prohibited
				H'0D: 52 bytes
				H'0E: 56 bytes
				: :
				H'1F: 124 bytes
				H'20: 128 bytes
				: :
				H'3F: 252 bytes
				H'40: 256 bytes
				: :
				H'7F: 508 bytes
				H'80: 512 bytes
				H'81 to H'200: Setting prohibited

These bits are always read as 0. The write va

Note: When starting transmission before one frame of data write has completed, take ca generation of the underflow.

Rev. 6.00 Jul. 15, 2009 Page 284 of 816



				setting cannot be changed.
				000: 256 bytes
				001: 512 bytes
				Other than above: Setting prohibited
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write vectors should always be 0.
2 to 0	RFD2 to	B'001	R/W	Receive FIFO Depth
R	RFD0			These bits specify the depth of the receive F the start of the transmission and reception, t

cannot be changed. 000: 256 bytes 001: 512 bytes

Other than above: Setting prohibited

TFD0



RENESAS

REJ09

These bits specify the depth of the transmit After the start of the transmission and recep

0: When reception of one frame is completed DMAC writes the receive status into the de and clears the RR bit in EDRRR
<ol> <li>When reception of one frame is completed DMAC writes the receive status into the de</li> </ol>
reads the next descriptor, and prepares to

the next frame

Rev. 6.00 Jul. 15, 2009 Page 286 of 816

REJ09B0237-0600



RENESAS

				underflow or receive FIFO overflow occurs.
				<ol> <li>E-DMAC operation continues when under overflow occurs</li> </ol>
				E-DMAC operation halts when underflow overflow occurs
2	AEC	0	R/W	Address Error Control
				Indicates detection of an illegal memory add attempted E-DMAC transfer.
				<ol> <li>Illegal memory address not detected (non operation)</li> </ol>
				1: E-DMAC stops its operation due to illegal

R/W

R

address detection

EDMR. E-DMAC Halted

Reserved

always be 0.

0

0

**EDH** 

0

REJ09

Specifies E-DMAC operation when transmit

Note: To resume the operation, set the E-DI after software reset by means of the S

This bit is always read as 0. The write value

0: The E-DMAC is operating normally1: The E-DMAC has been halted by NMI pir E-DMAC operation is restarted by writing

These site sair only so read. Withing to promis

#### 12.2.15 Receiving-Descriptor Fetch Address Register (RDFAR)

RDFAR stores the descriptor start address that is required when the E-DMAC fetches desinformation from the receiving descriptor. Which receiving descriptor information is used processing by the E-DMAC can be recognized by monitoring addresses displayed in this The address from which the E-DMAC is actually fetching a descriptor may be different for value read from this register.

Bit	Bit Name	Initial value	R/W	Description
31 to 0		All 0	R	Receiving-Descriptor Fetch Address
	RDFA0			These bits can only be read. Writing is prohi

#### 12.2.16 Transmission-Buffer Read Address Register (TBRAR)

transmission buffer. Which addresses in the transmission buffer are processed by the E-D can be recognized by monitoring addresses displayed in this register. The address from w E-DMAC is actually reading in the buffer may be different from the value read from this

TBRAR stores the address of the transmission buffer when the E-DMAC reads data from

Bi	t	Bit Name	Initial value	R/W	Description
31		TBRA31 to TBRA0	All 0	R	Transmission-Buffer Read Address
					These bits can only be read. Writing is prohib
		•	·	•	<u> </u>



#### 12.2.18 Flow Control FIFO Threshold Register (FCFTR)

threshold on automatic PAUSE transmission). The threshold can be specified by the depreceive FIFO data (RFD2 to RFD0) and the number of receive frames (RFF2 to RFF0). condition to start the flow control is decided by taking OR operation on the two thresholds. Therefore, the flow control by the two thresholds is independently started.

FCFTR is a 32-bit readable/writable register that sets the flow control of the EtherC (set

depth of the receive FIFO specified by the FIFO depth register (FDR), flow control is st the remaining FIFO is (FIFO data - 64) bytes. For instance, when RFD in FDR = 1 and FCFTR = 1, flow control is started when (512 - 64) bytes of data is stored in the receive The value set in the RFD bits in this register should be equal to or less than those in FDI

When flow control is performed according to the RFD bits setting, if the setting is the sa

Bit	Bit Name	Initial value	R/W	Description
31 to 19	_	All 0	R	Reserved
				These bits are always read as 0. The write v should always be 0.



15 to 3	_	All 0	_	Reserved
				These bits are always read as 0. The write v should always be 0.
2	RFD2	0	R/W	Receive Byte Flow Control Threshold
1	RFD1	0	R/W	000: When (256 - 64) bytes of data is stored
0	RFD0	0	R/W	receive FIFO
				001: When (512 – 64) bytes of data is stored receive FIFO
				Other than above: Setting prohibited

the receive FIFO

### **Transmit Interrupt Register (TRIMD)**

**Bit Name** 

Initial

value

TRIMD is a 32-bit readable/writable register that specifies whether or not to notify writecompletion for each frame using the TWB bit in EESR and an interrupt on transmit opera

R/W

31 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
0	TIS	0	R/W	Transmit Interrupt Setting
				0: Write-back completion for each frame is no
				Write-backed completion for each frame us     TWB bit in EESR is notified

Description

Rev. 6.00 Jul. 15, 2009 Page 290 of 816 RENESAS

Bit

Before starting transmission/reception, the communication program creates transmit and descriptor lists in memory. The start addresses of these lists are then set in the transmit a descriptor list start address registers.

The descriptor start address must be aligned so that it matches the address boundary acc the descriptor length set by the E-DMAC mode register (EDMR). The transmit buffer st can be aligned with a byte, a word, and a longword boundary.

#### (1) Transmit Descriptor

Figure 12.2 shows the relationship between a transmit descriptor and the transmit buffer According to the specification in this descriptor, the relationship between the transmit fitransmit buffer can be defined as one frame/one buffer or one frame/multi-buffer.

L	Figure 12.2	Relationship between Transmit Descriptor ar	nd Transmit Buffe



				suspended.
				0: The transmit descriptor is invalid.
				Indicates that valid data has not been wribit by the CPU, or this bit has been reset back operation on termination of E-DMA0 transfer processing (completion or suspetransmission)
				If this state is recognized in an E-DMAC read, the E-DMAC terminates transmit pr and transmit operations cannot be contin restart is necessary)
				1: The transmit descriptor is valid.
				Indicates that valid data has been written transmit buffer by the CPU and frame tra processing has not yet been executed, or frame transfer is in progress
				When this state is recognized in an E-DM descriptor read, the E-DMAC continues v transmit operation
30	TDLE	0	R/W	Transmit Descriptor List End
				After completion of the corresponding buffer the E-DMAC references the first descriptor.

transmit descriptors.

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

specification is used to set a ring configurati

0: This is not the last transmit descriptor list 1: This is the last transmit descriptor list

				of frame (frame is not concluded)
				<ol> <li>Contents of transmit buffer indicated by the descriptor are equivalent to one frame (or frame/one buffer)</li> </ol>
27	TFE	0	R/W	Transmit Frame Error
				Indicates that one or other bit of the transmit status indicated by bits 26 to 0 is set. Whether the transmit frame status information is copie bit is specified by the transmit/receive status enable register.
				0: No error during transmission
				1: An error occurred during transmission
26 to 0	TFS26 to	All 0	R/W	Transmit Frame Status
	TFS0			TFS26 to TFS4: Reserved (The write value s

contains end of frame (frame is conclude) 10: Transmit buffer indicated by this descriptor

TFS3: Carrier Not Detect (corresponds to CN

TFS2: Detect Loss of Carrier (corresponds to

TFS1: Delayed Collision Detect (corresponds

TFS0: Transmit Retry Over (corresponds to 1

RENESAS

always be 0.)

EESR)

in EESR)

in EESR)

EESR)

Rev. 6.00 Jul. 15, 2009 Page 294 of 816

				can be set in byte units.
15 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write v should always be 0.

## (c) Transmit Descriptor 2 (TD2)

TD2 specifies the 32-bit transmit buffer start address. The transmit buffer start address sbe aligned with a byte, a word, or a longword boundary.




Figure 12.3 Relationship between Receive Descriptor and Receive Buffer



				Indicates that the receive buffer is not rea (access disabled by E-DMAC), or this bit reset by a write-back operation on termin DMAC frame transfer processing (comple suspension of reception).
				If this state is recognized in an E-DMAC read, the E-DMAC terminates receive pro and receive operations cannot be continu
				Reception can be restarted by setting RA and executing receive initiation.
				1: The receive descriptor is valid
				Indicates that the receive buffer is ready enabled) and processing for frame transf FIFO has not been executed, or that fram is in progress.
				When this state is recognized in an E-DN descriptor read, the E-DMAC continues v receive operation.
30	RDLE	0	R/W	Receive Descriptor List Last
				After completion of the corresponding buffer the E-DMAC references the first receive des This specification is used to set a ring config

reception.

0: The receive descriptor is invalid.

the receive descriptors.

0: This is not the last receive descriptor list 1: This is the last receive descriptor list

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				<ol> <li>Contents of receive buffer indicated by th descriptor are equivalent to one frame (or frame/one buffer)</li> </ol>
27	RFE	0	R/W	Receive Frame Error
				Indicates that one or other bit of the receive firstatus indicated by bits 26 to 0 is set. Whether the receive frame status information is copied bit is specified by the transmit/receive status enable register.
				0: No error during reception
				1: A certain kind of error occurred during rece

Rev. 6.00 Jul. 15, 2009 Page 298 of 816



RFS7:	Multicast address frame received (co to RMAF bit in EESR)
RFS6:	CAM entry unregistered frame receiv (corresponds to the RUAF bit in EES
RSF5:	Reserved (The write value should albe 0.)
RFS4:	Receive residual-bit frame error (cor to RRF bit in EESR)
RFS3:	Receive too-long frame error (corres

RENESAS

CERF bit in EESR)

				the receive buffer length specification, a value bytes (H'05F0) that takes account of a 16-byt boundary is set as the maximum receive fram
15 to 0	RDL	All 0	R/W	Receive Data Length
				These bits specify the data length of a receive stored in the receive buffer.
				The receive data transferred to the receive by not include the 4-byte CRC data at the end of frame. The receive frame length is reported a number of words (valid data bytes) not includ CRC data.

1,514 bytes, excluding the CRC data. Therefore

#### (c) Receive Descriptor 2 (RD2)

RD2 specifies the 32-bit receive buffer start address. The receive buffer start address must aligned with a longword boundary. However, when SDRAM is connected, it must be aligned a 16-byte boundary.

#### 12.3.2 Transmission

transmit request register (EDTRR), the E-DMAC reads the descriptor used last time from transmit descriptor list (in the initial state, the descriptor indicated by the transmission de start address register (TDLAR)). If the setting of the TACT bit in the read descriptor is ac E-DMAC reads transmit frame data sequentially from the transmit buffer start address sp by TD2, and transfers it to the EtherC. The EtherC creates a transmit frame and starts trans to the MII. After DMA transfer of data equivalent to the buffer length specified in the descriptor used last time from transmit descriptor used last

the following processing is carried out according to the TFP value.

When the transmit function is enabled and the transmit request bit (TR) is set in the E-DM

Rev. 6.00 Jul. 15, 2009 Page 300 of 816






Figure 12.4 Sample Transmission Flowchart

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag

frame reception is completed, or if frame reception is suspended because of a certain kind the E-DMAC performs write-back to the relevant descriptor (RFP = 11 or 01), and then e receive processing. The E-DMAC then reads the next descriptor and enters the receive-st state again.

To receive frames continuously, the receive enable control bit (RNC) must be set to 1 in receive control register (RCR). After initialization, this bit is cleared to 0.

Rev. 6.00 Jul. 15, 2009 Page 302 of 816






Figure 12.5 Sample Reception Flowchart

bit cleared to 0, immediately. The next descriptor is then read, and the position within th frame is determined on the basis of bits TFP1 and TFP0 (continuing [B'00] or end [B'01] case of a continuing descriptor, the TACT bit is cleared to 0, only, and the next descripto immediately. If the descriptor is the final descriptor, not only is the TACT bit cleared to write-back is also performed to the TFE and TFS bits at the same time. Data in the buffe transmitted between the occurrence of an error and write-back to the final descriptor. If a interrupts are enabled in the EtherC/E-DMAC status interrupt permission register (EESIF interrupt is generated immediately after the final descriptor write-back.




Figure 12.6 E-DMAC Operation after Transmit Error

Rev. 6.00 Jul. 15, 2009 Page 304 of 816



(EESIPR), an interrupt is generated immediately after the write-back. If there is a new receive request, reception is continued from the buffer after that in which the error occur




Figure 12.7 E-DMAC Operation after Receive Error



Rev. 6.00 Jul. 15, 2009 Pag

- used. Firstly, reception interrupt source A from the EtherC or E-DMAC sets bit A in and an interrupt is generated.
  - (b) The interrupt handler writes 1 to bit A to clear it.
  - (c) If clearing of bit A by writing of a 1 and generation of the transmission-interrupt sour signal by the EtherC or E-DMAC take place simultaneously, bit A will be cleared but status bit for transmission-interrupt source B in EESR might not be set.




Figure 12.8 Timing of the Case where Setting of the Interrupt Source Bit in EESR DMAC Fails

Rev. 6.00 Jul. 15, 2009 Page 306 of 816



				(TFS8)
25	RABT	Receive abort detected	No	Reflected in RD0 bit8 (RFS8)
24	RFCOF	Receive frame counter overflow	Yes	_
23	ADE	Address error	No	_
22	ECI	EtherC status register interrupt source	No	_
21	TC	Frame transmission complete	Yes	Reflected in TD0 bit31 (TACT)
20	TDE	Transmit descriptor empty	No	_
19	TFUF	Transmit FIFO underflow	Yes	_
18	FR	Frame received	No	Reflected in RD0 bit31 (RACT)
17	RDE	Receive descriptor empty	No	_
16	RFOF	Receive FIFO overflow	Yes	Reflected in

Write-back complete

Transmit abort detected

Reserved

Reserved

Reserved

30

29

28

27

26

TWB

**TABT** 



Rev. 6.00 Jul. 15, 2009 Pag

REJ09

Yes

Yes

Reflected in TD0 bit8

7 RMAF		Multicast address frame received	No
6	_	Reserved	
5		Receive frame discard request asserted	No
4	RRF	Residual-bit frame received	No
3	RTLF	Overly long frame received	
2	RTSF	Overly short frame received	
1	PRE	PHY receive error	No
	i.00 Jul. 15, 2 B0237-0600	009 Page 308 of 816	<b>1</b> 5

Loss of carrier detected

Delayed collision detected

Transmit retry over

Yes

Yes

Yes

Reflected in

Reflected in

Reflected in

TD0 bit2 (TFS2)

TD0 bit1 (TFS1)

TD0 bit0 (TFS0) Reflected in

RD0 bit7 (RFS7)

Reflected in

Reflected in RD0 bit4 (RFS4) Reflected in

RD0 bit5 (RFS5)

RD0 bit3 (RFS3) Reflected in

RD0 bit2 (RFS2) Reflected in

RD0 bit1 (RFS1) Т

Т

Т

F

F

F

F

F

F

10

9

8

DLC

CD

TRO

- Check the TACT bit in the transmit descriptor. TACT = 0 indicates that the transmis complete. Bit 26 (TABT): Transmit abort detection interrupt source bit in EESR may not be se Since the state of the interrupt source is written back to the relevant descriptor, check
- transmit descriptor (TD0) to confirm the error status. Bit 24 (RFCOF): Receive frame counter overflow interrupt source bit in EESR may However, even if the software is not notified of the interrupt despite the frame count
  - overflowed, the upper layer (e.g. TCP/IP) can recognize the error because this LSI d frame. After departure from the overflow state, storage in the receive FIFO proceeds from the head of the next frame. Therefore, no problem with the system arises. Bit 21 (TC): Frame transmission complete interrupt source bit in EESR may not be s
  - For transmission-related processing, either procedure (a) or (b) given below is effect (a) Transmission processing without interrupt handling of the frame transmission co interrupt
    - 1. Prepare multiple transmit descriptors so that multiple frames can be transmitt After setting the transmit descriptors, set bit 0 (TR) in the E-DMAC transmit register (EDTRR) to start transmission.
    - Before setting the next frame for transmission in the descriptor (when a transmission in the des task arises), check the TACT bit of the corresponding transmit descriptor. If the TACT bit is clear, set the frame for transmission in the corresponding
  - descriptor and set the TR bit in EDTRR to start transmission. If the TACT b 1, do not set the transmit descriptor until the next timing.
  - (b) For systems where completion of the transmission of each frame must be confirm
    - is, set frame for transmission  $\rightarrow$  initiate transmission  $\rightarrow$  complete frame transmis set the next frame for transmission  $\rightarrow ...$ )



1. Check the TACT bit in the last descriptor of the frame for transmission and c that TACT = 0, which means that the transmission was completed.

check the transmit descriptor (TD0) to confirm the error status.

# (2) Example of a countermeasure when the software configuration is based on the transmit complete interrupt

The following descriptions are of sample countermeasures for cases when software procebased on the frame transmit complete interrupt (bit 21 (TC) in EESR).

If the TC interrupt source bit (bit 21) in EESR is not set on completion of transmission, the will continue to wait for the TC interrupt, leading to stoppage of transmission. This situate when the interrupt handler writes a 1 to clear the bit. The sample method given as case (a takes the above possibility into account and avoids the problem by monitoring the transmit descriptor in interrupt processing for interrupts other than the TC interrupt.

The sample method given as case (b) below avoids the above problem by setting a timeor for retry processing when multiple transmit descriptors are in use.

Note: The countermeasure should be the one that best suits the structure of your driver software.

RENESAS

transmission task arises), check the TACT bit in the corresponding transmit descript

5. If the TACT bit is clear, set the frame for transmission in the corresponding transmit and start transmission by setting the TR bit in EDTRR. If the TACT bit is set to 1, to

condition flag and make an OS service call (e.g. to acquire the semaphore) to place t transmission task in the waiting state.

Before setting the TR bit in EDTRR, always read the TR bit and make sure that

- 6. Wait until the transmission task leaves the waiting state. There are two conditions fo the OS service call (e.g. returning the semaphore) from the interrupt handler to take out of the waiting state.
  - Generation of a TC interrupt
  - Generation of an interrupt other than the TC interrupt while the condition flag is TACT = 0. Elimination of unwanted processing by checking the TACT bit is on when the condition flag is on. The condition flag should be turned off after the ta the waiting state.
- 7. When the transmission task has left the waiting state and entered execution, set the t frame in the corresponding transmit descriptor and then set the TR bit in EDTRR to transmission.




Figure 12.9 Countermeasure by Monitoring the Transmit Descriptor in Process Interrupts Other than the Frame Transmit Complete (TC) Interrupt



Note: Before setting the TR bit in EDTRR, always read the TR bit and make sure that

- 5. When the transmission task has left the waiting state and entered the execution state time limit, set the frame for transmission in the corresponding transmit descriptor an the TR bit in EDTRR to start transmission. Taking the transmission task out of the w state should be done by the interrupt handler when the TC interrupt is generated.
- 6. When the timeout limit is reached, check the TACT bit in the corresponding transmit descriptor. If the TACT bit is clear, set the frame for transmission in the corresponding transmit descriptor and set the TR bit in EDTRR to start transmission. If the TACT length 1, place the transmission task in a waiting state by making an OS service call of a roal timeout function, or execute a software reset to initialize all of the modules associate thereof functionality.




Figure 12.10 Method of Adding Timeout Processing

Rev. 6.00 Jul. 15, 2009 Page 314 of 816



Divirie transfill request register (DD rick) is set to 1, according to the relationship betw length of the remaining frame data and the value of the transmit FIFO pointer.

The relationship between the stoppage of E-DMAC operation and the state of the transn shown below.

The data for transmission, which are placed in external memory (transmit buffer), are D transferred by the E-DMAC to the transmit FIFO and output from the MII pin via the Et module. The transmit FIFO write pointer (WP) is used when the E-DMAC writes the da transmission to the transmit FIFO, and the transmit FIFO read pointer (RP) is used when EtherC module reads the data for transmission from the transmit FIFO.

- 1. After a software reset, the transmit FIFO will have been initialized, and WP and RP the minimum and maximum values, respectively, of the transmit FIFO capacity.
- 2. When the E-DMAC starts DMA transfer, WP is incremented when the data for trans are written to the transmit FIFO. On the other hand, RP is incremented when the dat to the transmit FIFO are read out by the EtherC module.

The transmit FIFO only stores the data of a single frame that is being processed. not store data extending over multiple frames. This means that the E-DMAC do transfer the next frame to the transmit FIFO until the data of the frame being proread from the transmit FIFO.

- 3. If the E-DMAC fails to get the bus mastership for a system-related reason, the DMA does not proceed and a transmit underflow occurs (WP = RP < frame length). Read the transmit FIFO by the EtherC is then terminated and RP is initialized (to the maxivalue of the size of the transmit FIFO).
- 4. On again acquiring the bus mastership, the E-DMAC resumes DMA transfer of the r data of the frame. However, if the transmit FIFO becomes full despite a failure to wi the remaining frame data from the point when the transmit FIFO underflowed, the E waits for the transmit FIFO to become empty before transferring further remaining d






Figure 12.11 Operation when E-DMAC Stops and the Transmit FIFO

with a maximum specified time as the timeout limit, and are based on the countermeasu explained in section 12.4.1. Usage Notes on SH-Ether EtherC/E-DMAC Status Register

explained in section 12.4.1, Usage Notes on SH-Ether EtherC/E-DMAC Status Register. The constant specified time corresponds to the timeout limit stated in section 12.4.1, Usa on SH-Ether EtherC/E-DMAC Status Register (EESR). The maximum specified time should be set with reference to the maximum times taking retry processing into consideration, as graphed 12.2. Derive not the number of reputitions of the constant specified time from this results.

table 12.2. Derive n, the number of repetitions of the constant specified time, from this is specified time. If transfer takes more than the maximum specified time, this indicates the DMAC has stopped due to a transmission underflow. In this case, execute a software resinitialize the EtherC and E-DMAC modules. Since the receiving side will also be initialized to software reset, the receiving side may require processing in a higher-level layer (e.g. TC).

Note: The countermeasure should be the one that best suits the structure of your driver software.

# (2) Countermeasure for the case where the software handles transmission without of TC interrupts

Status Register (EESR).

The countermeasure described under (a), Processing transmission without handling of the transmission complete (TC) interrupt, below, is based on the method explained in the described of bit 21 in (1) Countermeasure of section 12.4.1, Usage Notes on SH-Ether EtherC/E-I


to 0 (counter i is the variable that indicates the number of repetitions of the timer oper measure the specified constant period). 6. Start counting by the timer.

- 7. When the specified constant period has elapsed, stop the timer counter and check the in the corresponding transmit descriptor. 8. If the TACT bit is clear, set the frame for transmission in the corresponding transmit of
  - and set the TR bit in EDTRR to start transmission. If the TACT bit is set to 1, incremcounter i. 9. While the TACT bit is found to be 1 in step 8 and the value of counter i is less than n,
- steps 6 to 8 until the maximum specified time is reached (the maximum specified time be set with reference to the maximum times in consideration of retry processing given 12.2, and from this maximum specified time, determine n, the number of repetitions of specified constant period; n is determined by the user with reference to table 12.2). If counter i reaches or exceeds n, the maximum specified time has elapsed and we can that the E-DMAC has stopped due to a transmit underflow. Initialize the EtherC and I

modules by setting the software-reset bit SWR in the E-DMAC mode register (EDMI

re-making initial settings for the Ethernet module, initialize the transmit/receive descri and transmit/receive buffers.

Rev. 6.00 Jul. 15, 2009 Page 318 of 816



Notes: 1. The specified constant period is the timeout period mentioned in section 12.4.1, Usage Notes on SH-Ether EtherC/E-DMAC Status (EESR).

2. Set n with reference to the maximum specified time values in table 12.2.

: Processing added as the countermeasure for the problem

Figure 12.12 Processing Transmission without Handling of the TC Interru



Rev. 6.00 Jul. 15, 2009 Pag

# maximum specified time

- 1. Prepare multiple transmit descriptors so that multiple frames can be transmitted.
- 2. After setting the transmit descriptors, start transmission by setting bit 0 (TR) in the E-
- transmit request register (EDTRR).
- task arises), check the TACT bit in the transmit descriptor. 4. If the TACT bit is clear, set the frame for transmission in the corresponding transmit

3. Before setting the next frame for transmission in the transmit descriptor (when a trans

and start transmission by setting the TR bit in EDTRR. If the TACT bit is set to 1, set to 0 (counter i is the variable that indicates the number of calls of the OS service routi timeout function). Then, place the transmission task in a waiting state by calling the C (e.g. acquire a semaphore that has a timeout limit).

Note: Before setting the TR bit in EDTRR, always read the TR bit and make sure that T 5. When the transmission task has left the waiting state and entered the execution state v specified constant period, set the frame for transmission in the corresponding transmi

- descriptor and then set the TR bit in EDTRR to start transmission. The transmission to should be taken out of the waiting state by the interrupt handler initiated by generation TC interrupt.
- 6. If the transmission task has not left the waiting state within the specified constant per increment counter i. Then, if i < n, check the TACT bit in the corresponding transmit descriptor. The value for counting, n, is determined by the user with reference to table
- 7. If the TACT bit is clear, set the frame for transmission in the corresponding transmit of and set the TR bit in EDTRR to start transmission. If the TACT bit is set to 1, return t

transmission task to the waiting state by calling an OS service routine that has a timed

Rev. 6.00 Jul. 15, 2009 Page 320 of 816

function, and then repeat steps 5 and 6.





Rev. 6.00 Jul. 15, 2009 Pag




Figure 12.13 Countermeasure for the Case with TC Interrupt-Driven Software: Ac Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing within the Limit Imposed by the Maximum Specified Timeout Processing William Processi

Rev. 6.00 Jul. 15, 2009 Page 322 of 816





Rev. 6.00 Jul. 15, 2009 Pag

Rev. 6.00 Jul. 15, 2009 Page 324 of 816



- rour channels (two channels can receive an external request) 4-Gbyte physical address space
  - $(longword \times 4)$ • Maximum transfer count: 16,777,216 transfers

  - Address mode: Dual address mode or single address mode can be selected.
  - Transfer requests:

External request, on-chip peripheral module request, or auto request can be selected. The following modules can issue an on-chip peripheral module request.

Data transfer unit is selectable: Byte, word (2 bytes), longword (4 bytes), and 16 bytes

- SCIF0, SCIF1, SCIF2, and SIOF0
- Selectable bus modes:
  - Cycle steal mode (normal mode and intermittent mode) or burst mode can be selected
- Selectable channel priority levels: The channel priority levels are selectable between fixed mode and round-robin mode
- Interrupt request: An interrupt request can be generated to the CPU after transfers en
- specified counts. • External request detection: There are following four types of DREQ input detection.
  - Low level detection High level detection
    - Rising edge detection
    - Falling edge detection
  - Transfer request acknowledge signal:
- Active levels for DACK and TEND can be set independently.




Figure 13.1 Block Diagram of DMAC

Rev. 6.00 Jul. 15, 2009 Page 326 of 816

REJ09B0237-0600

RENESAS

			device
DMA transfer end	TEND0	Output	DMA transfer end of DMAC o output of
DMA transfer request	DREQ1	Input	DMA transfer request input freexternal device to channel 1
DMA transfer request acknowledge	DACK1	Output	DMA transfer request acknow output from channel 1 to exte device
DMA transfer end	TEND1	Output	DMA transfer end of DMAC o output

Output DMA transfer request acknow output from channel 0 to exte

DMA transfer request DACKO

acknowledge

1

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

• DMA channel control register\_0 (CHCR\_0)

# **Channel 1:**

- DMA source address register\_1 (SAR\_1)
- DMA destination address register 1 (DAR 1)
- DMA transfer count register 1 (DMATCR 1)
- DMA channel control register 1 (CHCR 1)

# **Channel 2:**

- DMA source address register 2 (SAR 2)
- DMA destination address register\_2 (DAR\_2)
- DMA transfer count register\_2 (DMATCR\_2)
- DMA channel control register\_2 (CHCR\_2)

# **Channel 3:**

- DMA source address register\_3 (SAR\_3)
- DMA destination address register\_3 (DAR\_3)
- DMA transfer count register\_3 (DMATCR\_3)
- DMA channel control register\_3 (CHCR\_3)

#### Common:

- DMA operation register (DMAOR)
- DMA extended resource selector 0 (DMARS0)
- DMA extended resource selector 1 (DMARS1)

Rev. 6.00 Jul. 15, 2009 Page 328 of 816



# DMA Destination Address Registers 0 to 5 (DAR\_0 to DAR\_5)

transferred from an external device with the DACK in single address mode, the DAR is To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit address

DAR are 32-bit readable/writable registers that specify the destination address of a DM. During a DMA transfer, these registers indicate the next destination address. When the

When transferring data in 16-byte units, a 16-byte boundary must be set for the destination value. The initial value is undefined.

#### 13.3.3 DMA Transfer Count Registers 0 to 3 (DMATCR\_0 to DMATCR\_3)

DMATCR are 32-bit readable/writable registers that specify the DMA transfer count. The country of the DMA transfer count. of transfers is 1 when the setting is H'00000001, 16,777,215 when H'00FFFFFF is set, a 16,777,216 (the maximum) when H'00000000 is set. During a DMA transfer, these regi indicate the remaining transfer count.

The upper eight bits of DMATCR are always read as 0, and the write value should alwa transfer data in 16 bytes, one 16-byte transfer (128 bits) counts one. The initial value is

				Overrun 1. This bit is valid only in CHCR_0 and CHCR_1. This bit is always reserved and read CHCR_2 and CHCR_3. The write value should be 0.
				0: Detects DREQ by overrun 0
				1: Detects DREQ by overrun 1
22	TL	0	R/W	Transfer End Level
				Specifies whether the TEND signal output is hi or low active.
				This bit is valid only in CHCR_0 and CHCR_1. is always reserved and read as 0 in CHCR2 ar CHCR_3. The write value should always be 0.
				0: Low-active output of TEND
				1: High-active output of TEND
21 to 18	_	All 0	R	Reserved
				These bits are always read as 0. The write value

R/W

CHCR\_3. The write value should always be 0.

0: DACK output in read cycle (dual address more should always be 0.

1: DACK output in write cycle (dual address more should always be 0.

Rev. 6.00 Jul. 15, 2009 Page 330 of 816

0

RENESAS

always be 0.

Acknowledge Mode

Selects whether DACK is output in data read of data write cycle in dual address mode.

In single address mode, DACK is always output regardless of the specification by this bit.

This bit is valid only in CHCR\_0 and CHCR\_1. is always reserved and read as 0 in CHCR\_2.

17

AM

14	DM0	0	R/W	Specify whether the DMA destination address incremented, decremented, or left fixed. (In si address mode, the DM1 and DM0 bits are igr when data is transferred to an external device DACK.)
				00: Fixed destination address (setting prohibit byte transfer)
				01: Destination address is incremented (+1 in transfer, +2 in word-unit transfer, +4 in lor unit transfer, +16 in 16-byte transfer)
				<ol> <li>Destination address is decremented (–1 in transfer, –2 in word-unit transfer, –4 in lor unit transfer; setting prohibited in 16-byte</li> </ol>
				11: Setting prohibited
13	SM1	0	R/W	Source Address Mode 1, 0
12	SM0	0	R/W	Specify whether the DMA source address is incremented, decremented, or left fixed. (In si address mode, SM1 and SM0 bits are ignored data is transferred from an external device with the state of the source of the
				00: Fixed source address (setting prohibited i transfer)
				01: Source address is incremented (+1 in byte transfer, +2 in word-unit transfer, +4 in lor unit transfer, +16 in 16-byte transfer)
				10: Source address is decremented (–1 in by transfer, –2 in word-unit transfer, –4 in lor unit transfer; setting prohibited in 16-byte
				11: Setting prohibited
	13	13 SM1	13 SM1 0	13 SM1 0 R/W

Destination Madress Mode 1, 0

RENESAS

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				External device with DACK $\rightarrow$ Externa space
0	1	0	0	Auto request
0	1	0	1	Setting prohibited
0	1	1	0	Setting prohibited
0	1	1	1	Setting prohibited
1	0	0	0	Selected by DMA extended resource s
1	0	0	1	Setting prohibited
1	0	1	0	Setting prohibited
1	0	1	1	Setting prohibited
1	1	0	0	Setting prohibited
1	1	0	1	Setting prohibited
1	1	1	0	Setting prohibited

0 0 1 1 External request, single address mode

Setting prohibited Note: External request specification is valid only

CHCR\_0 and CHCR\_1. None of the exter request can be selected in CHCR\_2 and 0

Rev. 6.00 Jul. 15, 2009 Page 332 of 816

RENESAS

				01: DREQ detected at falling edge
				10: DREQ detected in high level
				11: DREQ detected at rising edge
5	TB	0	R/W	Transfer Bus Mode
				Specifies the bus mode when DMA transfers da
				0: Cycle steal mode
				1: Burst mode
4	TS1	0	R/W	Transfer Size 1, 0
3	TS0	0	R/W	Specify the size of data to be transferred.
				Select the size of data to be transferred when to or destination is an on-chip peripheral module running which transfer size is specified.
				00: Byte size
				01: Word size (2 bytes)
				10: Longword size (4 bytes)
				11: 16-byte unit (four longword transfers)
2	ΙE	0	R/W	Interrupt Enable
				Specifies whether or not an interrupt request is to the CPU at the end of the DMA transfer. Sett to 1 generates an interrupt request (DEI) to the

when the TE bit is set to 1.

0: Interrupt request is disabled.

1: Interrupt request is enabled.

				reading 1.
				Even if the DE bit is set to 1 while this bit is set to transfer is not enabled.
				0: During the DMA transfer or DMA transfer has interrupted
				[Clearing condition]
				Writing 0 after TE = 1 read
				1: DMA transfer ends by the specified count (DM 0)
0	DE	0	R/W	DMA Enable
				Enables or disables the DMA transfer. In auto re mode, DMA transfer starts by setting the DE bit bit in DMAOR to 1. In this time, all of the bits TE and AE in DMAOR must be 0. In an external rec peripheral module request, DMA transfer starts transfer request is generated by the devices or modules after setting the bits DE and DME to 1. case, however, all of the bits TE, NMIF, and AE 0, which is the same as in the case of auto required mode. Clearing the DE bit to 0 can terminate the transfer.
				0: DMA transfer disabled



1: DMA transfer enabled

Note: \* Writing 0 is possible to clear the flag.

101	lowing.
(1)	In the case of intended bit clear, please write $\boldsymbol{0}$ after reading $\boldsymbol{1}$ to the flat
(2)	In the other cases, please write 1 to the flag.

- lag.

If the flag is not used, it is no problem to write 0 to flag (in the case of intended bit of 0 after reading 1 to the flag).



10	OWIOT	Ū	1 t/ V V	Oyole Oleai Mode Ocicol 1, 0
12	CMS0	0	R/W	Select either normal mode or intermittent mode steal mode.
				It is necessary that all channel's bus modes are cycle steal mode to make valid intermittent mode
				00: Normal mode
				01: Setting prohibited
				10: Intermittent mode 16
				Executes one DMA transfer in each of 16 clo external bus clock.
				11: Intermittent mode 64
				Executes one DMA transfer in each of 64 clo external bus clock.
11, 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
9	PR1	0	R/W	Priority Mode 1, 0
8	PR0	0	R/W	Select the priority level between channels when transfer requests for multiple channels simultaneous
				00: CH0 > CH1 > CH2 > CH3
				01: CH0 > CH2 > CH3 > CH1
				10: Setting prohibited
				11: Round-robin mode
7 to 3	_	All 0	R	Reserved

Rev. 6.00 Jul. 15, 2009 Page 336 of 816

REJ09B0237-0600



always be 0.

These bits are always read as 0. The write value

				1: DMAC address error occurs
1	NMIF	0	R/(W)*	NMI Flag
				Indicates that an NMI interrupt occurred. If this DMA transfer is disabled even if the DE bit in C the DME bit in DMAOR are set to 1. This bit car cleared by writing 0 after reading 1.
				When the NMI is input, the DMA transfer in probe done in one transfer unit. When the DMAC i

interrupt was input. 0: No NMI interrupt

operational, the NMIF bit is set to 1 even if the

[Clearing condition] Writing NMIF = 0 after NMIF = 1 read

1: NMI interrupt occurs

**DMA Master Enable** Enables or disables DMA transfers on all channels

DME bit and the DE bit in CHCR are set to 1, tr enabled. In this time, all of the bits TE in CHCR and AE in DMAOR must be 0. If this bit is clear transfer, transfers in all channels are terminated
0: Disables DMA transfers on all channels
1: Enables DMA transfers on all channels

R/W

Note: Writing 0 is possible to clear the flag.

0

0

DME

REJ09

In the case of using a flag of DMAC, to protect unintended bit clear to 0, please write following.

- (1) In the case of intended bit clear, please write 0 after reading 1 to the flag.
- (2) In the other cases, please write 1 to the flag.

If the flag is not used, it is no problem to write 0 to flag (in the case of intended bit cle 0 after reading 1 to the flag).

If an interrupt is generated by the flag and the flag causing the interrupt is read in an inhandler routine, this case does not apply to the foregoing notice. However if there is a possibility that another flag bit in the register is set at the timing of reading the register follow the workaround described above.

# • DMARS0

		Initial		
Bit	Bit Name	Value	R/W	Description
15	C1MID5	0	R/W	Transfer request module ID5 to ID0 for DMA ch
14	C1MID4	0	R/W	(MID)
13	C1MID3	0	R/W	See table 13.2.
12	C1MID2	0	R/W	
11	C1MID1	0	R/W	
10	C1MID0	0	R/W	
9	C1RID1	0	R/W	Transfer request register ID1 and ID0 for DMA
8	C1RID0	0	R/W	(RID)
				See table 13.2.
7	C0MID5	0	R/W	Transfer request module ID5 to ID0 for DMA ch
6	C0MID4	0	R/W	(MID)
5	C0MID3	0	R/W	See table 13.2.
4	C0MID2	0	R/W	
3	C0MID1	0	R/W	
2	C0MID0	0	R/W	
1	C0RID1	0	R/W	Transfer request register ID1 and ID0 for DMA
0	C0RID0	0	R/W	(RID)
				See table 13.2.

				See table 13.2.
7	C2MID5	0	R/W	Transfer request module ID5 to ID0 for DMA cha
6	C2MID4	0	R/W	(MID)
5	C2MID3	0	R/W	See table 13.2.
4	C2MID2	0	R/W	
3	C2MID1	0	R/W	
2	C2MID0	0	R/W	
1	C2RID1	0	R/W	Transfer request register ID1 and ID0 for DMA c
0	C2RID0	0	R/W	(RID)
				See table 13.2.

(RID)

R/W

**Table 13.2 Transfer Request Sources** 

8


C3RID0

	_				
Peripheral Module	Setting Value for One Channel (MID + RID)	MID	RID	Function	
SCIF0	H'21	001000	01	Transmit	
	H'22		10	Receive	
SCIF1	H'25	001001	01	Transmit	
	H'26		10	Receive	
SCIF2	H'29	001010	01	Transmit	
	H'2A		10	Receive	
SIOF0	H'51	010100	01	Transmit	
	H'52		10	Receive	



register (DMAOR), and DMA extended resource selectors (DMARS) are set, the DMA data according to the following procedure:

- 1. Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0)
- 2. When a transfer request occurs while transfer is enabled, the DMAC transfers one tr of data (depending on the TS0 and TS1 settings). In auto request mode, the transfer automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented for each transfer. The actual transfer flows vary by address mode and b
- 3. When the specified number of transfer have been completed (when DMATCR reach transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DEI interrupt the CPU.
- 4. When an address error or an NMI interrupt is generated, the transfer is aborted. Tran also aborted when the DE bit in CHCR or the DME bit in DMAOR is changed to 0.



Notes: 1. In auto-request mode, transfer begins when the NMIF, AE, and TE bits are all 0 and the DE a DME bits are set to 1.

- 2. DREQ = level detection in burst mode (external request) or cycle-steal mode.
- 3. DREQ = edge detection in burst mode (external request), or auto-request mode in burst mode

Figure 13.2 DMA Transfer Flowchart

Rev. 6.00 Jul. 15, 2009 Page 342 of 816



transfer request signal internally. When the DE bits in CHCR and the DME bit in DMA

to 1, the transfer begins so long as the AE and NMIF bits in DMAOR are all 0. **External Request Mode:** In this mode, a transfer is performed at the request signals (D

DREQ1) of an external device. This mode is valid only in channel 0 and channel 1. Cho the modes shown in table 13.3 according to the application system. When this mode is s the DMA transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0), a transfer performed upon a request at the DREQ input.

Table 13.3 Selecting External Request Modes with RS Bits

1

RS3	RS2	RS1	RS0	Address Mode	Source	Destination
0	0	0	0	Dual address mode	Any	Any
		1	0	Single address mode	External memory, memory-mapped external device	External de DACK

External device with

DACK

Choose to detect DREQ by either the edge or level of the signal input with the DL bit as in CHCR 0 and CHCR 1 as shown in table 13.4. The source of the transfer request doe to be the data transfer source or destination.

REJ09

External me

memory-ma external de acknowledge signal DACK for the accepted DREQ, the DREQ pin again becomes request enabled state.

When DREQ is used by level detection, there are following two cases by the timing to de next DREO after outputting DACK.

- Overrun 0: Transfer is aborted after the same number of transfer has been performed requests.
- Overrun 1: Transfer is aborted after transfers have been performed for (the number of plus 1) times.

The DO bit in CHCR selects this overrun 0 or overrun 1.

Table 13.5 Selecting External Request Detection with DO Bit

CHCR_0 or CHCR_1	
DO	External Request
0	Overrun 0
1	Overrun 1

On-Chip Peripheral Module Request Mode: In this mode, a transfer is performed at the request signal of an on-chip peripheral module. Transfer request signals comprise the trai empty transfer request and receive data full transfer request from the SCIF0, SCIF1, SCI SIOF0 set by DMARS0 and DMARS 1.

When this mode is selected, if the DMA transfer is enabled (DE = 1, DME = 1, TE = 0, A NMIF = 0), a transfer is performed upon the input of a transfer request signal.

RENESAS

			receiver	full interrupt)
	001001	01	SCIF1 transmitter	TXI1 (transmit FIFO data empty interrupt)
		10	SCIF1 receiver	RXI1 (receive FIFO data full interrupt)
	001010	01	SCIF2 transmitter	TXI2 (transmit FIFO data empty interrupt)
		10	SCIF2 receiver	RXI2 (receive FIFO data full interrupt)
	010100	01	SIOF0 transmitter	TXI0 (transmit FIFO data empty interrupt)
		10	SIOF0 receiver	RXI0 (receive FIFO data full interrupt)
13.4.3	Channe	el Pri	ority	

Request

transmitter

Source

SCIF<sub>0</sub>

SCIF0

**RID** 

01

10

DMA Transfer

Request Signal

empty interrupt)

TXI0 (transmit FIFO data

RXI0 (receive FIFO data

# When the DMAC receives simultaneous transfer requests on two or more channels, it transfer requests on two or more channels, it transfer requests on two or more channels.

MID

001000

RS[3:0]

1000

Fixed Mode: In this mode, the priority levels among the channels remain fixed. There a kinds of fixed modes as follows:

CH0 > CH1 > CH2 > CH3

- CH0 > CH2 > CH3 > CH1

These are selected by the PR1 and the PR0 bits in DMAOR.

selected by the PR1 and PR0 bits in DMAOR.



Rev. 6.00 Jul. 15, 2009 Pag RENESAS



data according to a predetermined priority. Two modes (fixed mode and round-robin modes)

REJ09

Destinati

SCFTDR

**SCFTDR** 

SCFTDR

SITDR0

Any

Any

Any

Any

Source

SCFRDR0

SCFRDR1

SCFRDR2

Any

Any

Any

Any

SIRDR0




Figure 13.3 Round-Robin Mode

Rev. 6.00 Jul. 15, 2009 Page 346 of 816



- (channel 3 waits for transfer).
  - 6. When the channel 1 transfer ends, channel 1 becomes lowest priority.
  - 7. The channel 3 transfer begins.
  - 8. When the channel 3 transfer ends, channels 3 and 2 shift downward in priority so that 3 becomes the lowest priority.




Figure 13.4 Changes in Channel Priority in Round-Robin Mode

Source	Device with DACK	Memory <b>External</b>	External Device	Peripheral Module	X/Y U N
External device with DACK	Not available	Dual, single	Dual, single	Not available	Not ava
External memory	Dual, single	Dual	Dual	Dual	Dua
Memory-mapped external device	Dual, single	Dual	Dual	Dual	Dua
On-chip peripheral module	Not available	Dual	Dual	Dual	Dua
Notes: 1. Dual: Dual addres	ss mode				
2 Single: Single add	drace mode				


Mapped

On-Chip

External

- 2. Single: Single address mode 3. For on-chip peripheral modules, 16-byte transfer is available only by registers can be accessed in longword units.

Rev. 6.00 Jul. 15, 2009 Page 348 of 816



The DAR value is an address and the value stored in the data buffer in the DMAC is written to the transfer destination module.

Second bus cycle

Data buffer

Transfer destination

module

Figure 13.5 Data Flow of Dual Address Mode

Auto request, external request, and on-chip peripheral module request are available transfer request. DACK can be output in read cycle or write cycle in dual address me channel control register (CHCR) can specify whether the DACK is output in read cywrite cycle.



Rev. 6.00 Jul. 15, 2009 Pag




Figure 13.6 Example of DMA Transfer Timing in Dual Mode (Source: Ordinary Memory, Destination: Ordinary Memory)

Rev. 6.00 Jul. 15, 2009 Page 350 of 816

RENESAS




Figure 13.7 Data Flow in Single Address Mode

Two kinds of transfer are possible in single address mode: (1) transfer between an exdevice with DACK and a memory-mapped external device, and (2) transfer between external device with DACK and external memory. In both cases, only the external resignal (DREQ) is used for transfer requests.



Rev. 6.00 Jul. 15, 2009 Pag




Figure 13.8 Example of DMA Transfer Timing in Single Address Mode

**Bus Modes:** There are two bus modes: cycle steal mode and burst mode. Select the mode TB bits in the channel control register (CHCR).

- Cycle-Steal Mode
  - Normal mode

In cycle-steal normal mode, the bus mastership is given to another bus master after transfer-unit (byte, word, longword, or 16-byte unit) DMA transfer. When another request occurs, the bus mastership is obtained from the other bus master and a transfer for one transfer unit. When that transfer ends, the bus mastership is passother bus master. This is repeated until the transfer end conditions are satisfied.

In cycle-steal normal mode, transfer areas are not affected regardless of settings o transfer request source, transfer source, and transfer destination.

Figure 13.9 shows an example of DMA transfer timing in cycle-steal normal mode. T conditions shown in the figure are:

- Dual address mode
- DREQ low level detection

Rev. 6.00 Jul. 15, 2009 Page 352 of 816



master whenever a unit of transfer (byte, word, longword, or 16-byte unit) is con the next transfer request occurs after that, the DMAC gets the bus mastership fro bus master after waiting for 16 or 64 clocks in Bφ count. The DMAC then transfe one unit and returns the bus mastership to other bus master. These operations are until the transfer end condition is satisfied. It is thus possible to make lower the r occupation by DMA transfer than cycle-steal normal mode.

entry updating due to cache miss. This intermittent mode can be used for all transfer section; transfer request source source, and transfer destination. The bus modes, however, must be cycle steal modes,

When the DMAC gets again the bus mastership, DMA transfer can be postponed

channels.

# Figure 13.10 Example of DMA Transfer in Cycle Steal Intermittent Mode (Dual Address, DREQ Low Level Detection)

# Burst Mode

In burst mode, once the DMAC obtains the bus mastership, the transfer is performed continuously without releasing the bus mastership until the transfer end condition is s In external request mode with level detection of the DREQ pin, however, when the D is not active, the bus mastership passes to the other bus master after the DMAC transfer request that has already been accepted ends, even if the transfer end conditions have resatisfied.

Burst mode cannot be used when the on-chip peripheral module is the transfer reques

Figure 13.11 shows DMA transfer timing in burst mode.




Figure 13.11 DMA Transfer Example in Burst Mode (Dual Address, DREQ Low Level Detection)

Rev. 6.00 Jul. 15, 2009 Page 354 of 816



	Memory-mapped external device and memory-mapped external device	All* <sup>1</sup>	B/C	8/16/32/128
	External memory and on-chip peripheral module	All* <sup>2</sup>	С	8/16/32/128* <sup>3</sup>
	Memory-mapped external device and on-chip peripheral module	All* <sup>2</sup>	С	8/16/32/128* <sup>3</sup>
	On-chip peripheral module and on-chip peripheral module	All* <sup>2</sup>	С	8/16/32/128* <sup>3</sup>
Sing	le External device with DACK and external memory	External	B/C	8/16/32
	External device with DACK and memory- mapped external device	External	B/C	8/16/32

B: Burst mode, C: Cycle steal mode

external device

External memory and external memory

External memory and memory-mapped

- Notes: 1. External requests and auto requests are all available. 2. External requests, auto requests, and on-chip peripheral module requests are available. However, for on-chip peripheral module requests, the request sour

 $All^{*1}$ 

All\*1

B/C

B/C

8/16/32/128

8/16/32/128

- must be designated as the transfer source or the transfer destination.
- 3. Access size permitted for the on-chip peripheral module register functioning a transfer source or transfer destination.

4. If the transfer request is an external request, channels 0 and 1 are only available.



REJ09

Rev. 6.00 Jul. 15, 2009 Pag

high-priority execution).

This example is illustrated in figure 13.12. If there are channels with conflicting burst tratransfer for the channel with the highest priority is performed first.

In DMA transfer for more than one channel, the DMAC does not give the bus mastership bus master until all conflicting burst transfers have finished.




Figure 13.12 Bus State when Multiple Channels are Operating

In round-robin mode, the priority changes according to the specifications shown in figure Note that a channel operating in cycle steal mode cannot be handled together with a chan operating in burst mode.






Figure 13.13 Example of DREQ Input Detection in Cycle Steal Mode Edge De




Figure 13.14 Example of DREQ Input Detection in Cycle Steal Mode Level De

Rev. 6.00 Jul. 15, 2009 Pag




Figure 13.16 Example of DREQ Input Detection in Burst Mode Level Detect



When an 8-bit or 16-bit external device is accessed in longword units, or when an 8-bit of device is accessed in word units, the DACK output is divided because of the data alignmexample is illustrated in figure 13.18.



Rev. 6.00 Jul. 15, 2009 Pag




Figure 13.18 Example of BSC Ordinary Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)

Rev. 6.00 Jul. 15, 2009 Page 360 of 816

REJ09B0237-0600 **RENESAS** 

- burst mode and cycle steal mode
- 2. When the channel to be used in burst mode is set to dual address mode, and DACK is data write cycle
  - 3. When the DMAC cannot obtain the bus mastership consecutively even though a trar demand of cycle steal has been received after the completion of burst transfer

This phenomenon is avoided by taking either of three measures shown below.

channels to burst mode or cycle steal mode

- Measure 1
- After confirming the completion of burst transfer (TE bit = 1), perform the DMA tra other cycle steal mode

- Measure 2 The channel to be used in burst mode should not be set to output DACK in data writ • Measure 3

When the DMA transfer is simultaneously performed in two or more channels, set a

- 32-bit access to the 8-bit space,
  - 16-bit access to the 8-bit space, or
  - 32-bit access to the 16-bit space
  - is performed with either of the following idle cycle settings made:
  - Idle cycles between write-write cycles (IWW = 01 or more)
  - Idle cycles between read-read cycles in the same spaces (IWRRS = 01 or more)
  - External wait mask specification (WM = 0).

In addition to the above conditions, the following conditions are included depending on t detection method of DREQ.

- For DREQ level detection: only write access
- For DREQ edge detection: both write access and read access

Phenomenon: The detection timings of the DREQ pin in the above access are shown in fi 13.19 to 13.22.




Figure 13.19 Example of DREQ Input Detection in Cycle Steal Mode Edge Dete When DACK is Divided to 4 by Idle Cycles

Rev. 6.00 Jul. 15, 2009 Page 362 of 816



when DACK is Divided to 2 by full Cycles




Figure 13.21 Example of DREQ Input Detection in Cycle Steal Mode Level Detection When DACK is Divided to 4 by Idle Cycles

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag




Figure 13.22 Example of DREQ Input Detection in Cycle Steal Mode Level Det When DACK is Divided to 2 by Idle Cycles

#### (3) Notes

For the external access described in (2) above, note the following.

- 1. When the DREQ edge is detected, input one DREQ edge at maximum in the bus cycl
- 2. When the DREQ level is detected in overrun 0, negate the DREQ input in the bus cyc the detection of the first DACK output negation and before the second DACK output
- 3. When the DREQ level is detected in overrun 1, negate DREQ input after the detection first DACK output assertion and before the second DACK output assertion.

Rev. 6.00 Jul. 15, 2009 Page 364 of 816



DMA transfer end can be confirmed by checking whether the TE bit in CHCR is set to To suspend DMA transfer, clear the DE bit in CHCR to 0.

Rev. 6.00 Jul. 15, 2009 Pag

Rev. 6.00 Jul. 15, 2009 Page 366 of 816



Any of four internal clocks (P $\phi$ /8, P $\phi$ /32, P $\phi$ /128, and P $\phi$ /512) can be selected independent of each channel.

- Interrupt request on compare match
- When not in use, CMT can be stopped by halting its clock supply to reduce power consumption.

Figure 14.1 shows a block diagram of CMT.




Figure 14.1 Block Diagram of Compare Match Timer



• Compare match counter\_1 (CMCNT\_1)

Rit Name

• Compare match constant register\_1 (CMCOR\_1)

#### 14.2.1 **Compare Match Timer Start Register (CMSTR)**

Initial

value

CMSTR is a 16-bit register that selects whether compare match counter (CMCNT) opera stopped.

R/W Description

CMSTR is initialized to H'0000 by a power-on reset and a transition to standby mode.

ы	DIL Name	value	IT/ VV	Description
15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
1	STR1	0	R/W	Count Start 1
				Specifies whether compare match counter 1 op is stopped.
				0: CMCNT_1 count is stopped
				1: CMCNT_1 count is started
0	STR0	0	R/W	Count Start 0
				Specifies whether compare match counter 0 op is stopped.
				0: CMCNT_0 count is stopped
				1: CMCNT 0 count is started

Rit

				Indicates whether or not the values of CMCNT CMCOR match.
				0: CMCNT and CMCOR values do not match
				[Clearing condition]
				When 0 is written to this bit
				1: CMCNT and CMCOR values match
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables compare match interrupt (generation when CMCNT and CMCOR values (CMF=1).
				0: Compare match interrupt (CMI) disabled
				1: Compare match interrupt (CMI) enabled
5 to 2	_	All 0	R	Reserved

always be 0.

always be 0.

R/(W)\* Compare Match Flag

7

CMF

0

These bits are always read as 0. The write val

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

Note: \* Only 0 can be written, to clear the flag.

#### **14.2.3** Compare Match Counter (CMCNT)

CMCNT is a 16-bit register used as an up-counter. When the counter input clock is select bits CKS1 and CKS0 in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts c using the selected clock.

When the value in CMCNT and the value in compare match constant register (CMCOR) CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1.

CMCNT is initialized to H'0000 by a power-on reset and a transition to standby mode.

### 14.2.4 Compare Match Constant Register (CMCOR)

CMCOR is a 16-bit register that sets the interval up to a compare match with CMCNT.

CMCOR is initialized to H'FFFF by a power-on reset and is initialized to H'FFFF in standarde.

Rev. 6.00 Jul. 15, 2009 Page 370 of 816



Figure 14.2 shows the operation of the compare match counter.




Figure 14.2 Counter Operation

# 14.3.2 CMCNT Count Timing

One of four internal clocks (P $\phi$ /8, P $\phi$ /32, P $\phi$ /128, and P $\phi$ /512) obtained by dividing the can be selected with bits CKS1 and CKS0 in CMCSR. Figure 14.3 shows the timing.




Figure 14.3 Count Timing

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag

## 14.4.2 Timing of Setting Compare Match Flag

When CMCOR and CMCNT match, a compare match signal is generated and the CMF be CMCSR is set to 1. The compare match signal is generated in the last cycle in which the match (when the CMCNT value is updated to H'0000). That is, after a match between CN and CMCNT, the compare match signal is not generated until the next CMCNT counter comput. Figure 14.4 shows the timing of CMF bit setting.




Figure 14.4 Timing of CMF Setting

## 14.4.3 Timing of Clearing Compare Match Flag

The CMF bit in CMCSR is cleared by reading 1 from this bit, then writing 0.

Rev. 6.00 Jul. 15, 2009 Page 372 of 816



Peripheral operating clock (Pφ)		_
Address	CMCNT	
Internal write		
Counter clear		
CMCNT	N H'0000	
		_

Figure 14.5 Conflict between Write and Compare-Match Processes of CMC




Figure 14.6 Conflict between Word-Write and Count-Up Processes of CMC




Figure 14.7 Conflict between Byte-Write and Count-Up Processes of CMC

# 14.5.4 Conflict between Write Processes to CMCNT with the Counting Stopped CMCOR

Writing the same value to CMCNT with the counting stopped and CMCOR is prohibite written, the CMF flag in CMCSR is set to 1 and CMCNT is cleared to H'0000.



Rev. 6.00 Jul. 15, 2009 Pag REJ09

Rev. 6.00 Jul. 15, 2009 Page 376 of 816 REJ09B0237-0600

RENESAS

#### 15.1.1 Features

- Asynchronous serial communication:
  - Serial data communication is performed by start-stop in character units. The SCI communicate with a universal asynchronous receiver/transmitter (UART), an asy communication interface adapter (ACIA), or any other communications chip that a standard asynchronous serial system. There are eight selectable serial data communication formats.
  - Data length: 7 or 8 bits
  - Stop bit length: 1 or 2 bits
  - Parity: Even, odd, or none
  - Receive error detection: Parity, framing, and overrun errors
  - Break detection: Break is detected when a framing error is followed by at least o the space 0 level (low level). It is also detected by reading the RxD level directly port data register when a framing error occurs.
- Synchronous mode:
  - Serial data communication is synchronized with a clock signal. The SCIF can co
    with other chips having a synchronous communication function. There is one ser
    communication format.
  - Data length: 8 bits
  - Receive error detection: Overrun errors
- Full duplex communication: The transmitting and receiving sections are independen SCIF can transmit and receive simultaneously. Both sections use 16-stage FIFO buff high-speed continuous data transfer is possible in both the transmit and receive direct
- On-chip baud rate generator with selectable bit rates



Rev. 6.00 Jul. 15, 2009 Pag

Rev. 6.00 Jul. 15, 2009 Page 378 of 816		
REJ09B0237-0600	RENESAS	

• A time-out error (DR) can be detected when receiving in asynchronous mode.




Figure 15.1 Block Diagram of SCIF

	Request to sena pin	H150	1/0	Request to send
	Clear to send pin	CTS0	I/O	Clear to send
1	Serial clock pin	SCK1	I/O	Clock I/O
	Receive data pin	RxD1	Input	Receive data input
	Transmit data pin	TxD1	Output	Transmit data output
	Request to send	RTS1	Output	Request to send
	Clear to send pin	CTS1	Input	Clear to send
2	Serial clock pin	SCK2	I/O	Clock I/O
	Receive data pin	RxD2	Input	Receive data input
	Transmit data pin	TxD2	Output	Transmit data output

Rev. 6.00 Jul. 15, 2009 Page 380 of 816

- Bit rate register\_0 (SCBRR\_0) FIFO control register\_0 (SCFCR\_0)
  - FIFO data count register\_0 (SCFDR\_0)

  - Serial port register\_0 (SCSPTR\_0) Line status register\_0 (SCLSR\_0)
  - Receive FIFO data register\_1 (SCFRDR\_1)
  - Transmit FIFO data register\_1 (SCFTDR\_1)
  - Serial mode register\_1 (SCSMR\_1)

  - Serial control register\_1 (SCSCR\_1)
  - Serial status register\_1 (SCFSR\_1)
  - Bit rate register\_1 (SCBRR\_1)
  - FIFO control register\_1 (SCFCR\_1)
  - FIFO data count register\_1 (SCFDR\_1)
  - Serial port register\_1 (SCSPTR\_1)
  - Line status register\_1 (SCLSR\_1) Receive FIFO data register\_2 (SCFRDR\_2)
    - - Transmit FIFO data register\_2 (SCFTDR\_2)
      - Serial mode register\_2 (SCSMR\_2)
      - Serial control register\_2 (SCSCR\_2)
      - Serial status register\_2 (SCFSR\_2)
    - Bit rate register\_2 (SCBRR\_2) FIFO control register\_2 (SCFCR\_2)
    - FIFO data count register\_2 (SCFDR\_2)
    - Serial port register\_2 (SCSPTR\_2)
  - Line status register\_2 (SCLSR\_2)

(SCRSR) into SCFRDR for storage. Continuous reception is possible until 16 bytes are s

The CPU can read but not write to SCFRDR. If data is read when there is no receive data

The CPU can read but not write to SCFRDR. If data is read when there is no receive data SCFRDR, the value is undefined. When this register is full of receive data, subsequent se is lost.

reception of one byte of serial data by moving the received data from the receive shift reg

SCFRDR is initialized to undefined value by a power-on reset.

Bit	Bit Name	Initial value	R/W	Description
7 to 0	_	Undefined	R	FIFO for transmits serial data

#### 15.3.3 Transmit Shift Register (SCTSR)

SCTSR transmits serial data. The SCIF loads transmit data from the transmit FIFO data r (SCFTDR) into SCTSR, then transmits the data serially from the TxD pin, LSB (bit 0) fit transmitting one data byte, the SCIF automatically loads the next transmit data from SCF SCTSR and starts transmitting again. The CPU cannot read or write to SCTSR directly.



Rev. 6.00 Jul. 15, 2009 Page 382 of 816

Bit	Bit Name	Initial value	R/W	Description
7 to 0	_	Undefined	W	FIFO for transmits serial data

#### 15.3.5 Serial Mode Register (SCSMR)

SCSMR is a 16-bit register that specifies the SCIF serial communication format and selections and selections are selected as a selection of the serial communication format and selections are selected as a selection of the serial communication format and selections are selected as a selection of the serial communication format and selections are selected as a selection of the serial communication format and selections are selected as a selection of the selection clock source for the baud rate generator.

The CPU can always read and write to SCSMR. SCSMR is initialized to H'0000 by a po reset.

		Initial		
Bit	Bit Name	value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
7	C/A	0	R/W	Communication Mode
				Selects whether the SCIF operates in asynchron synchronous mode.
				0: Asynchronous mode
				1: Synchronous mode

				Selects whether to add a parity bit to transmit data check the parity of receive data, in asynchronous r synchronous mode, a parity bit is neither added no checked, regardless of the PE setting.
				0: Parity bit not added or checked
				1: Parity bit added and checked*
				Note: * When PE is set to 1, an even or odd parity added to transmit data, depending on the mode (O/E) setting. Receive data parity is according to the even/odd (O/E) mode set
4	O/E	0	R/W	Parity mode
				Selects even or odd parity when parity bits are add checked. The O/E setting is used only in asynchro mode and only when the parity enable bit (PE) is senable parity addition and checking. The O/E setting ignored in synchronous mode, or in asynchronous when parity addition and checking is disabled.

0: Even parity\*1 1: Odd parity\*2

Note: 1. If even parity is selected, the parity bit is

transmit data to make an even number of the transmitted character and parity bit combined. Receive data is checked to s has an even number of 1s in the receive character and parity bit combined. 2. If odd parity is selected, the parity bit is transmit data to make an odd number of transmitted character and parity bit com Receive data is checked to see if it has number of 1s in the received character a

RENESAS

bit combined.

Rev. 6.00 Jul. 15, 2009 Page 384 of 816

				of each transmitted character.
				1: Two stop bits When transmitting, two 1 bits are added at each transmitted character.
2	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	Select the internal clock source of the on-chip generator. Four clock sources are available.

00: Pφ 01: Pφ/4 10: Pφ/16 11: Pφ/64

Note: Po: Peripheral clock

0: One stop bit

When transmitting, a single 1-bit is added a

 $P\phi/16$  and  $P\phi/64$ . For further information on the source, bit rate register settings, and baud rate section 15.3.8, Bit Rate Register (SCBRR).

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				•
TI	E (	) F	R/W	Transmit Interrupt Enable
				Enables or disables the transmit-FIFO-data-eninterrupt (TXI).
				Serial transmit data in the transmit FIFO data r (SCFTDR) is send to the transmit shift register (SCTSR). Then, the TDFE flag in the serial sta register (SCFSR) is set to 1 when the number of SCFTDR becomes less than the number of transmission triggers. At this time, a TXI is req
				0: Transmit-FIFO-data-empty interrupt request disabled*
				1: Transmit-FIFO-data-empty interrupt request enabled
				Note: * The TXI interrupt request can be clear writing a greater number of transmit date.

the specified transmission trigger num SCFTDR and by clearing the TDFE bi after reading 1 from the TDFE bit, or o cleared by clearing this bit to 0.

1: Receive-data-full interrupt (RXI), receive-e interrupt (ERI), and break interrupt (BRI) re are enabled Note: \* RXI interrupt requests can be cleared reading the DR or RDF flag after it ha set to 1, then clearing the flag to 0, o clearing RIE to 0. ERI or BRI interrup can be cleared by reading the ER, B ORER flag after it has been set to 1,

are disabled\*

REIE to 0.

0: Transmitter disabled 1: Transmitter enabled\*

Transmit Enable

clearing the flag to 0, or by clearing F

Enables or disables the SCIF serial transmitte

Note: * Serial transmission starts after writin transmit data into SCFTDR. Select t format in SCSMR and SCFCR and r transmit FIFO before setting TE to 1

R/W

5

TE

0

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				synchronous clock input is detected synchronous mode. Select the recei in SCSMR and SCFCR and reset th FIFO before setting RE to 1.
3	REIE	0	R	Receive Error Interrupt Enable
				Enables or disables the receive-error (ERI) into and break (BRI) interrupts. The setting of REIE valid only when RIE bit is set to 0.
				0: Receive-error interrupt (ERI) and break inte (BRI) requests are disabled*
				1: Receive-error interrupt (ERI) and break inte

R

detected in asynchronous mode, or

(BRI) requests are enabled

Note: \* ERI or BRI interrupt requests can be of reading the ER, BR or ORER flag after been set to 1, then clearing the flag to clearing RIE and REIE to 0. Even if RI to 0, when REIE is set to 1, ERI or BR interrupt requests are enabled.

This bit is always read as 0. The write value sh

0

RENESAS

Reserved

always be 0.

Rev. 6.00 Jul. 15, 2009 Page 388 of 816

2

- (SCSMR), then set CKE1 and CKE0. Asynchronous mode
- 00: Internal clock, SCK pin used for input pin

11: Setting prohibited

- signal is ignored. The state of the SCK pin on both the SCKIO and SCKDT bits.)
- 01: Internal clock, SCK pin used for clock out (The output clock frequency is 16 times the 10: External clock, SCK pin used for clock inp
- (The input clock frequency is 16 times the 11: Setting prohibited
- Synchronous mode
- 00: Internal clock, SCK pin used for serial clo
- 01: Internal clock, SCK pin used for serial clo 10: External clock, SCK pin used for serial clo



REJ09

Rev. 6.00 Jul. 15, 2009 Pag

13 12	PER1 PER0	0	R R	the receive data stored in the receive FIFO d register (SCFRDR). The value indicated by b 12 represents the number of parity errors in S When parity errors have occurred in all 16-by receive data in SCFRDR, PER3 to PER0 sho
11	FER3	0	R	Number of Framing Errors
10	FER2	0	R	Indicate the number of data including a frami in the receive data stored in SCFRDR. The vindicated by bits 11 to 8 represents the number framing errors in SCFRDR. When framing er occurred in all 16-byte receive data in SCFR FER3 to FER0 show 0.
9	FER1	0	R	
8	FER0	0	R	

value

0

0

R/W

R

R

Description

Number of Parity Errors

Indicate the number of data including a parity the receive data stored in the receive FIFO d

Rev. 6.00 Jul. 15, 2009 Page 390 of 816

RENESAS

REJ09B0237-0600

Bit

15

14

Bit Name

PER3

PER2

- 1: A framing error or parity error has occurre [Setting conditions]

  - ER is set to 1 when the stop bit is 0 afte
  - whether or not the last stop bit of the red is 1 at the end of one data receive operation • ER is set to 1 when the total number of
    - receive data plus parity bit does not mat
  - even/odd parity specified by the  $O/\overline{E}$  bit Notes: 1. Clearing the RE bit to 0 in SCSC

  - affect the ER bit, which retains its value. Even if a receive error occ receive data is transferred to SCI

    - the receive operation is continued or not the data read from SCRDF
    - a receive error can be detected b
    - and PER bits in SCFSR. 2. In two stop bits mode, only the fir
      - is checked; the second stop bit is checked.

1: End of transmission

reset

RENESAS

• TEND is set to 1 when the chip is a power

• TEND is set to 1 when TE is cleared to 0 serial control register (SCSCR) • TEND is set to 1 when SCFTDR does no receive data when the last bit of a one-by

character is transmitted

[Setting conditions]

Rev. 6.00 Jul. 15, 2009 Page 392 of 816

number [Clearing conditions]

number\*

- TDFE is cleared to 0 when data exceed
- specified transmission trigger number is
- SCFTDR after 1 is read from the TDFE
- then 0 is written TDFE is cleared to 0 when DMAC write
  - exceeding the specified transmission trig number to SCFTDR 1: The number of transmit data in SCFTDR or less than the specified transmission tri
    - [Setting conditions]
    - TDFE is set to 1 by a power-on reset

SCFDR.

- TDFE is set to 1 when the number of tra in SCFTDR has become equal to or less
- of transmission
- specified transmission trigger number as Note: \* Since SCFTDR is a 16-byte FIFO r the maximum number of data that of

written when TDFE is 1 is "16 minu specified transmission trigger number attempt is made to write additional data is ignored. The number of data SCFTDR is indicated by the upper

				1: Break signal received*
				[Setting condition]
				<ul> <li>BRK is set to 1 when data including a fragerror is received, and a framing error occupace 0 in the subsequent receive data</li> </ul>
				Note: * When a break is detected, transfer of receive data (H'00) to SCFRDR stop detection. When the break ends and receive signal becomes mark 1, the of receive data resumes.
3	FER	0	R	Framing Error
				Indicates a framing error in the data read fror next receive FIFO data register (SCFRDR) ir asynchronous mode.
				<ol> <li>No receive framing error occurred in the ne read from SCFRDR</li> </ol>
				[Clearing conditions]
				<ul> <li>FER is cleared to 0 when the chip undergous power-on reset</li> </ul>
				<ul> <li>FER is cleared to 0 when no framing erro present in the next data read from SCFRI</li> </ul>
				<ol> <li>A receive framing error occurred in the nex read from SCFRDR.</li> </ol>
				[Setting condition]

after it has been set to 1, then writes 0 to

FER is set to 1 when a framing error is puthe next data read from SCFRDR

Rev. 6.00 Jul. 15, 2009 Page 394 of 816 REJ09B0237-0600



- PER is cleared to 0 when no parity error in the next data read from SCFRDR
- 1: A receive parity error occurred in the data from SCFRDR
- [Setting condition] • PER is set to 1 when a parity error is pro

the next data read from SCFRDR



- [Clearing conditions]
  - RDF is cleared to 0 by a power-on reset RDF is cleared to 0 when the SCFRDR is
  - until the number of receive data in SCFR becomes less than the specified receive number after 1 is read from RDF and the
  - 1: The number of receive data in SCFRDR is than the specified receive trigger number
  - [Setting condition]

written

RDF is set to 1 when a number of receive more than the specified receive trigger nu stored in SCFRDR\*

Note: \* SCFTDR is a 16-byte FIFO register.

RDF is 1, the specified receive triggenumber of data can be read at the milding an attempt is made to read after all in SCFRDR has been read, the data

SCFDR.

undefined. The number of receive da SCFRDR is indicated by the lower 8



- [Clearing conditions]
  - DR is cleared to 0 when the chip underg power-on reset DR is cleared to 0 when all receive data

after 1 is read from DR and then 0 is wri

- 1: Next receive data has not been received
- [Setting conditions]
- DR is set to 1 when SCFRDR contains I than the specified receive trigger number next data has not yet been received after elapse of 15 ETU from the last stop bit.\* Note: \* This is equivalent to 1.5 frames wit

1-stop-bit format. (ETU: elementary

The only value that can be written is 0 to clear the flag.

• Asynchronous mode:

$$N = \frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^{6} - 1$$

• Synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/s)

N: SCBRR setting for baud rate generator  $(0 \le N \le 255)$ 

(The setting value should satisfy the electrical characteristics.)

Pφ: Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and n, see table 15.2.)

 $(N+1) \times B \times 64^{2n-1} \times 2$ 

Table 15.3 lists examples of SCBRR settings in asynchronous mode, and table 15.4 lists of SCBRR settings in synchronous mode.

Table 15.3 Bit Rates and SCBRR Settings in Asynchronous Mode

1.73

38400

0

3

Pφ (MHz)									
5				6	6.14				
n	N	Error (%)	n	N	Error (%)	n	N		
2	88	-0.25	2	106	-0.44	2	108		
2	64	0.16	2	77	0.16	2	79		
1	129	0.16	1	155	0.16	1	159		
1	64	0.16	1	77	0.16	1	79		
0	129	0.16	0	155	0.16	0	159		
0	64	0.16	0	77	0.16	0	79		
0	32	-1.36	0	38	0.16	0	39		
0	15	1.73	0	19	-2.34	0	19		
0	7	1.73	0	9	-2.34	0	9		
0	4	0.00	0	5	0.00	0	5		
	2 2 1 1 0 0 0 0	n N 2 88 2 64 1 129 1 64 0 129 0 64 0 32 0 15 0 7	n         N         Error (%)           2         88         -0.25           2         64         0.16           1         129         0.16           0         129         0.16           0         64         0.16           0         32         -1.36           0         15         1.73           0         7         1.73	n         N         Error (%)         n           2         88         -0.25         2           2         64         0.16         2           1         129         0.16         1           0         129         0.16         0           0         64         0.16         0           0         32         -1.36         0           0         15         1.73         0           0         7         1.73         0	5         6           n         N         Error (%)         n         N           2         88         -0.25         2         106           2         64         0.16         2         77           1         129         0.16         1         155           1         64         0.16         1         77           0         129         0.16         0         155           0         64         0.16         0         77           0         32         -1.36         0         38           0         15         1.73         0         19           0         7         1.73         0         9	5         6           n         N         Error (%)         n         N         Error (%)           2         88         -0.25         2         106         -0.44           2         64         0.16         2         77         0.16           1         129         0.16         1         155         0.16           1         64         0.16         1         77         0.16           0         129         0.16         0         155         0.16           0         64         0.16         0         77         0.16           0         32         -1.36         0         38         0.16           0         15         1.73         0         19         -2.34           0         7         1.73         0         9         -2.34	5         6           n         N         Error (%)         n         N         Error (%)         n           2         88         -0.25         2         106         -0.44         2           2         64         0.16         2         77         0.16         2           1         129         0.16         1         155         0.16         1           1         64         0.16         1         77         0.16         1           0         129         0.16         0         155         0.16         0           0         64         0.16         0         77         0.16         0           0         32         -1.36         0         38         0.16         0           0         15         1.73         0         19         -2.34         0           0         7         1.73         0         9         -2.34         0		

0

4

-2.34



Rev. 6.00 Jul. 15, 2009 Pag

0

4

150	2	129	0.16	2	155	0.16	2
300	2	64	0.16	2	77	0.16	2
600	1	129	0.16	1	155	0.16	1
1200	1	64	0.16	1	77	0.16	1
2400	0	129	0.16	0	155	0.16	0
4800	0	64	0.16	0	77	0.16	0
9600	0	32	-1.36	0	38	0.16	0
19200	0	15	1.73	0	19	0.16	0
31250	0	9	0.00	0	11	0.00	0

1.73

Error

-0.25

(%)

-2.34

**Bit Rate** 

(bits/s)

Ν

n

Rev. 6.00 Jul. 15, 2009 Page 400 of 816

0.00

0.00

0.00

5.33

0.00

n

Ν

Error

(%)

0.03

Pφ (MHz)

n

0.16

0.16

0.16

0.00

-6.99

Ν

12.288

Error

(%)

0.08

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

2.40

0.00

n

(

(

14.7

Ν

31250	0	15	0.00	0	19	-1.70	0	19	0.00	0
38400	0	12	0.16	0	15	0.00	0	15	1.73	0
					Рф (МН	łz)				
		24.57	6		28.7	7		30		
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	_
110	3	108	0.08	3	126	0.31	3	132	0.13	_
150	3	79	0.00	3	92	0.46	3	97	-0.35	
300	2	159	0.00	2	186	-0.08	2	194	0.16	
600	2	79	0.00	2	92	0.46	2	97	-0.35	
1200	1	159	0.00	1	186	-0.08	1	194	0.16	_
2400	1	79	0.00	1	92	0.46	1	97	-0.35	
4800	0	159	0.00	0	186	-0.08	0	194	-1.36	_
9600	0	79	0.00	0	92	0.46	0	97	-0.35	_

0.00

0.00

0.00

0.00

0.10

0.16

0.16

-1.36

0.10

0.16

0.16

0.16

0.00

0.00

Note: Settings with an error of 1% or less are recommended.

-1.70 0



-0.61 0

-1.03 0

1.55

Rev. 6.00 Jul. 15, 2009 Pag RENESAS

-0.35

0.00

1.73

5K	0	249	1	99	1	199	2	89	2	93
10k	0	124	0	199	1	99	1	178	1	187
25k	0	49	0	79	0	159	1	71	1	74
50k	0	24	0	39	0	79	0	143	0	149
100k	_	_	0	19	0	39	0	71	0	74
250k	0	4	0	7	0	15	_	_	0	29
500k	_	_	0	3	0	7	_	_	0	14
1M	_	_	0	1	0	3	_	_	_	_
2M		•	0	0*	0	1		_		

[Legend]

Blank: No setting possible

-: Setting possible, but error occurs

\*: Continuous transmission/reception is disabled.

Note: Settings with an error of 1% or less are recommended.

REJ09B0237-0600



9.8304	307200	0	0
12	375000	0	0
14.7456	460800	0	0
16	500000	0	0
19.6608	614400	0	0
20	625000	0	0
24	750000	0	0
24.576	768000	0	0
28.7	896875	0	0
30	937500	0	0

20	5.0000	312500
24	6.0000	375000
24.576	6.1440	384000
28.7	7.1750	448436
30	7.5000	468750
Table 15.7	Maximum Bit Rates with External Clock Input	t (Synchronous Mode)
Table 15.7 Pφ (MHz)	Maximum Bit Rates with External Clock Input  External Input Clock (MHz)	t (Synchronous Mode)  Maximum Bit Rate (bi
	•	, •
Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bi

307200

4000000.0

4783333.3

5000000.0

4.9152

4.0000

4.7833

5.0000

Rev. 6.00 Jul. 15, 2009 Page 404 of 816

RENESAS

REJ09B0237-0600

19.6608

24

28.7

30

9	RSTRG1	0	R/W	When the number of receive data in the recei
8	RSTRG0	0	R/W	register (SCFRDR) becomes more than the n shown below, the RTS signal is set to high.
				These bits are available only in SCFCR_0 an SCFCR_1. In SCFCR_2, these bits are reser initial value is 0 and the write value should always and the script of
				000: 15
				001: 1
				010: 4
				011: 6
				100: 8
				101: 10

110: 12 111: 14

R/W

10

RSTRG2

0

RTS Output Active Trigger

Rev. 6.00 Jul. 15, 2009 Pag

				Synchronous mode
				00: 1
				01: 2
				10: 8
				11: 14
5	TTRG1	0	R/W	Transmit FIFO Data Trigger 1 and 0
4	TTRG0	0	R/W	Set the specified transmit trigger number. The FIFO data register empty (TDFE) flag in the se status register (SCFSR) is set when the number transmit data in the transmit FIFO data register (SCFTDR) becomes less than the specified trignumber shown below.  00: 8 (8)*
				01: 4 (12)*
				10: 2 (14)*
				11: 0 (16)*
				Note: * Values in parentheses mean the number remaining bytes in SCFTDR when the flag is set to 1.

10: 8 11: 14

				operations regardless of the input val RTS pin state has no effect on receiv operations, either.
2	TFRST	0	R/W	Transmit FIFO Data Register Reset
				Disables the transmit data in the transmit FIF register and resets the data to the empty state
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a povereset.
1	RFRST	0	R/W	Receive FIFO Data Register Reset
				Disables the receive data in the receive FIFO register and resets the data to the empty state
				0: Reset operation disabled*
				1: Reset operation enabled
				Note: * Reset operation is executed by a povereset.

R/W

LOOP

0

0

Loop-Back Test

0: Loop back test disabled 1: Loop back test enabled

Internally connects the transmit output pin (Tx receive input pin (RxD) and enables loop-bac

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

operations regardless of the input va

				These bits are always read as 0. The write valual always be 0.
12	T4	0	R	Indicate the number of non-transmitted data st
11	T3	0	R	SCFTDR. H'00 means no transmit data, and H means that SCFTDR is full of transmit data.
10	T2	0	R	means that SOFTDA is full of transfillt data.
9	T1	0	R	
8	T0	0	R	
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
4	R4	0	R	always be 0.  Indicate the number of receive data stored in S
4 3	R4 R3	0	R R	always be 0.  Indicate the number of receive data stored in S H'00 means no receive data, and H'10 means
-		-	• •	always be 0.  Indicate the number of receive data stored in S

R

Rev. 6.00 Jul. 15, 2009 Page 408 of 816 REJ09B0237-0600

R0

RENESAS

Bit	Bit Name	value	R/W	Desc	ription			
15 to 8	_	All 0	R	Rese	-			
					e bits are s be 0.	always r	ead as 0. The write va	
7	RTSIO	0	R/W	RTS	Port Inpu	t/Output	Control	
				Controls the RTS pin in combination with in this register and the MCE bit in SCFC				
				This bit is reserved in SCPTR_2 of SCIF of since SCIF channel 2 does not support the				
6	RTSDT	*	R/W	RTS Port Data				
				Controls the RTS pin in combination with the in this register and the MCE bit in SCFCR.  RTS pin function in the PFC (pin function combeforehand.				
				MCE	RTSIO	RTSDT	: RTS pin state	
				0	0	×:	Input (initial state)	
				0	1	0:	Low level output	
				0	1	1:	High level output	
				1	×	x:	Sequence output accommodem control logic	
							×:	
							ad from this bit insteaded in SCPTR_2 of SC	

Initial

RENESAS

control.

2 since SCIF channel 2 does not support the

			MCE	CTSIO	CTSDT:	CTS pin state
			0	0	×:	Input (initial state)
			0	1	0:	Low level output
			0	1	1:	High level output
			1	×	×:	Input to modem control
						x:
			value.	This bit	is reserve	ad from this bit instead ed in SCPTR_2 of SCII does not support the f
SCKIO	0	R/W	SCK F	Port Inpu	t/Output (	Control
			Contro	ols the S	CK pin in	combination with the S

beforehand.

in this register, the C/A bit in SCSMR, and bits

and CKE0 in SCSCR.

Rev. 6.00 Jul. 15, 2009 Page 410 of 816

RENESAS

3

								serial core lo
			0	1	1	×	×:	Setting prohi
			1	0	0	×	×:	Internal clock according to
			1	0	1	×	x:	logic Internal clock according to logic
			1	1	0	×	×:	External cloc serial core lo
			1	1	1	×	×:	Setting prohi
			The val		C pin st	ate is r	ead from	this bit instead
SPBIO	0	R/W	Se	rial Po	ort Brea	ak Inpu	t/Output	Control

0 1 0

Controls the TxD pin in combination with the in this register and the TE bit in SCSCR.

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

according to logic

External cloc

x:

×: I

The RxD pin state is read from this bit instead value.

Note: \* This bit is read as an undefined value and the setting value is 0.

Rev. 6.00 Jul. 15, 2009 Page 412 of 816

REJ09B0237-0600



				<u> </u>
0	ORER	0	R/(W)*	Overrun Error
				Indicates the occurrence of an overrun erro
				0: Receiving is in progress or has ended no
				[Clearing conditions]
				ORER is cleared to 0 when the chip is a reset
				ORER is cleared to 0 when 0 is written a read from ORER.
				1: An overrun error has occurred *2
				[Setting condition]
				ORER is set to 1 when the next serial re
				finished while receive FIFO data are full
				Notes: 1. Clearing the RE bit to 0 in SCS0 not affect the ORER bit, which r previous value.
				2. The receive FIFO data register

extinguished. When ORER is se SCIF can not continue the next receiving.

The only value that can be written is 0 to clear the flag.

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

hold the data before an overrun occurred, and the next receive of

The SCIF clock source is selected by the combination of the CKE1 and CKE0 bits in the control register (SCSCR), which is shown in table 15.9.

## **Asynchronous Mode:**

- Data length is selectable: 7 or 8 bits.
- Parity bit is selectable. So is the stop bit length (1 or 2 bits). The combination of the p selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, receive FIFO data fu overrun errors, receive data ready, and breaks.
- The number of stored data bytes is indicated for both the transmit and receive FIFO re
- An internal or external clock can be selected as the SCIF clock source.
  - When an internal clock is selected, the SCIF operates using the on-chip baud rate
  - When an external clock is selected, the external clock input must have a frequency the bit rate. (The on-chip baud rate generator is not used.)

## **Synchronous Mode:**

generator.

- The transmission/reception format has a fixed 8-bit data length.
  - In receiving, it is possible to detect overrun errors (ORER).
  - An internal or external clock can be selected as the SCIF clock source.
    - When an internal clock is selected, the SCIF operates using the on-chip baud rate
    - generator, and outputs a serial clock signal to external devices.
    - chip baud rate generator is not used.

Rev. 6.00 Jul. 15, 2009 Page 414 of 816



— When an external clock is selected, the SCIF operates on the input serial clock. The

	1	0			Set	1 bit
		1				2 bits
1	* *	*	Synchronous	8 bits	Not set	None
Note:	* : Don	't care				
m 11 4	<b>5</b> 0 GG	CD FD	Laggar a	1.00		
Table 1		SMIR an	d Cl'Cl'R Catting	re and SI	IF Clock Source Select	ion
Tubic 1	.5.9 SC	SWIK an	iu beser betting	s and SC	ir Clock Source Sciece	1011
	sc	SCR	id SCSCN Setting	s and SC		
SCSMF	sc		u sesek setting	s and SC	SCIF Transmit/Recei	
	sc	SCR	–	Clock		
SCSMF	SC R Se	SCR	– Mode			
SCSMF	SC R Ser	SCR ttings Bit 0	_	Clock	SCIF Transmit/Rece	SCK pin.

1

1

0

1

0

1

0 1

1

Note:

: Don't care

1

Synchronous

External

Internal

External

is output.

bit rate.

Setting prohibited.

Serial clock is output.

Input the serial clock.

Setting prohibited.

Clock with a frequency 16 times

Input a clock with frequency 16 to

2 bits

serial communication, the communication line is normally held in the mark (high) state. It monitors the line and starts serial communication when the line goes to the space (low) standicating a start bit. One serial character consists of a start bit (low), data (LSB first), patchigh or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCIF synchronizes at the falling edge of the sThe SCIF samples each data bit on the eighth pulse of a clock with a frequency 16 times rate. Receive data is latched at the center of each bit.




Figure 15.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)

_								
1	0	0	START	7-bit data	STOP			
1	0	1	START	7-bit data	STOP	STOP		
1	1	0	START	7-bit data	Р	STOP		
1	1	1	START	7-bit data	Р	STOP		
[Leger	nd]							
START: Start bit								
STOP	Stop	bit o						
P:	Pari	ty bit						

Clock: An internal clock generated by the on-chip baud rate generator or an external clock

8-bit data

8-bit data

**START** 

START

0

0

1

1

0

1

from the SCK pin can be selected as the SCIF transmit/receive clock. The clock source by the  $C/\overline{A}$  bit in the serial mode register (SCSMR) and bits CKE1 and CKE0 in the ser register (SCSCR) (table 15.9). When an external clock is input at the SCK pin, it must have a frequency equal to 16 tin

desired bit rate.

When the SCIF operates on an internal clock, it can output a clock signal at the SCK pir frequency of this output clock is equal to 16 times the desired bit rate.



REJ09

Rev. 6.00 Jul. 15, 2009 Pag

Ρ S

Ρ

S

and reset SCFTDR before TE is set again to start transmission.

When an external clock is used, the clock should not be stopped during initialization or su operation. SCIF operation becomes unreliable if the clock is stopped.

Rev. 6.00 Jul. 15, 2009 Page 418 of 816

REJ09B0237-0600






Figure 15.3 Sample Flowchart for SCIF Initialization




Figure 15.4 Sample Flowchart for Transmitting Serial Data

generated.

The serial transmit data is sent from the TxD pin in the following order.

- A. Start bit: One-bit 0 is output.
- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- C. Parity bit: One parity bit (even or odd parity) is output. (A format in which a parity not output can also be selected.)
- D. Stop bit(s): One or two 1 bits (stop bits) are output.
- E. Mark state: 1 is output continuously until the start bit that starts the next transmis sent.
- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the stop bit. If present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and the transmission of the next frame is started. If there is no transmit data, the TEND flag is set to 1, the stop bit is sent, and then the line goes to the mark state in which 1 is o continuously.




Figure 15.5 Example of Transmit Operation (8-Bit Data, Parity, One Stop Bit)

4. When modem control is enabled, transmission can be stopped and restarted in accordance the CTS input value. When CTS is set to 1, if transmission is in progress, the line goe mark state after transmission of one frame. When CTS is set to 0, the next transmit do output starting from the start bit.

Figure 15.6 shows an example of the operation when modem control is used (only for channel 0).




Figure 15.6 Example of Operation Using Modem Control (CTS)

Rev. 6.00 Jul. 15, 2009 Page 422 of 816

REJ09B0237-0600






Figure 15.7 Sample Flowchart for Receiving Serial Data (1)




Figure 15.8 Sample Flowchart for Receiving Serial Data (2)

- C. Overrun check: The SCIF checks that the ORER flag is 0, indicating that the ove has not occurred.
  - D. Break check: The SCIF checks that the BRK flag is 0, indicating that the break s set.


If all the above checks are passed, the receive data is stored in SCFRDR.

Note: When a parity error or a framing error occurs, reception is not suspended.

4. If the RIE bit in SCSCR is set to 1 when the RDF or DR flag changes to 1, a receive

data-full interrupt (RXI) request is generated. If the RIE bit or the REIE bit in SCSC 1 when the ER flag changes to 1, a receive-error interrupt (ERI) request is generated RIE bit or the REIE bit in SCSCR is set to 1 when the BRK or ORER flag changes t break reception interrupt (BRI) request is generated.

Rev. 6.00 Jul. 15, 2009 Pag



## Figure 15.9 Example of SCIF Receive Operation (8-Bit Data, Parity, One Stop Bit)

ERI interrupt red

generated by re

error

5. When modem control is enabled, the  $\overline{RTS}$  signal is output depending on the empty sta SCFRDR. When  $\overline{RTS}$  is 0, reception is possible. When  $\overline{RTS}$  is 1, this indicates that the SCFRDR is full and no extra data can be received. (Only for channel 0 and channel 1 Figure 15.10 shows an example of the operation when modem control is used.




Figure 15.10 Example of Operation Using Modem Control (RTS)




Figure 15.11 Data Format in Synchronous Communication

In synchronous serial communication, each data bit is output on the communication line falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of clock. In each character, the serial data bits are transmitted in order from the LSB (first) MSB (last). After output of the MSB, the communication line remains in the state of the synchronous mode, the SCIF transmits data by synchronizing with the falling edge of th clock, and receives data by synchronizing with the rising edge of the serial clock.



Rev. 6.00 Jul. 15, 2009 Pag

simultaneously with the transmission of n characters of dummy data.

**Transmitting and Receiving Data SCIF Initialization (Synchronous Mode):** Before transmitting, receiving, or changing the mode or communication format, the software muthe TE and RE bits to 0 in the serial control register (SCSCR), then initialize the SCIF. CTE to 0 initializes the transmit shift register (SCTSR). Clearing RE to 0, however, does not initialize the RDF, PER, FER, and ORER flags and receive data register (SCRDR), which their previous contents.

Figure 15.12 shows a sample flowchart for initializing the SCIF.






Figure 15.12 Sample Flowchart for SCIF Initialization




Figure 15.13 Sample Flowchart for Transmitting Serial Data

generated.

If clock output mode is selected, the SCIF outputs eight synchronous clock pulses. It external clock source is selected, the SCIF outputs data in synchronization with the it

external clock source is selected, the SCIF outputs data in synchronization with the iclock. Data is output from the TxD pin in order from the LSB (bit 0) to the MSB (bit 0).

- 3. The SCIF checks the SCFTDR transmit data at the timing for sending the MSB (bit is present, the data is transferred from SCFTDR to SCTSR, the MSB (bit 7) is sent, serial transmission of the next frame is started. If there is no transmit data, the TENI SCFSR is set to 1, the MSB (bit 7) is sent, and then the TxD pin holds the states.
- 4. After the end of serial transmission, the SCK pin is held in the high state.

Figure 15.14 shows an example of SCIF transmit operation.




Figure 15.14 Example of SCIF Transmit Operation




Figure 15.15 Sample Flowchart for Receiving Serial Data (1)




Figure 15.16 Sample Flowchart for Receiving Serial Data (2)

Rev. 6.00 Jul. 15, 2009 Page 432 of 816

REJ09B0237-0600



Figure 15.17 shows an example of SCIF receive operation.





Figure 15.17 Example of SCIF Receive Operation

Rev. 6.00 Jul. 15, 2009 Pag



Figure~15.18~~Sample~Flowchart~for~Transmitting/Receiving~Serial~Data

When RXI request is enabled by RIE bit and the RDF or DR flag in SCFSR is set to 1, a interrupt request is generated. The RXI interrupt request caused by DR flag is generated asynchronous mode.

When BRI request is enabled by RIE bit or REIE bit and the BRK flag in SCFSR or OR SCLSR is set to 1, a BRI interrupt request is generated.

When ERI request is enabled by RIE bit or REIE bit and the ER flag in SCFCR is set to interrupt request is generated.

When the RIE bit is set to 0 and the REIE bit is set to 1, SCIF request ERI interrupt and interrupt without requesting RXI interrupt.

The TXI interrupt indicates that transmit data can be written, and the RXI interrupt indicates there is receive data in SCFRDR.

**Table 15.11 SCIF Interrupt Sources** 

Interrupt Source	Description	Interrupt Enable Bit	Priori Reset
ERI	Interrupt initiated by receive error (ER)	RIE or REIE	High
RXI	Interrupt initiated by receive data FIFO full (RDF) or data ready (DR)	RIE	<b>^</b>
BRI	Interrupt initiated by break (BRK) or overrun error (ORER)	RIE or REIE	
TXI	Interrupt initiated by transmit FIFO data empty (TDFE)	TIE	▼ Low




Figure 15.19 RTSIO Bit, RTSDT Bit, and RTS Pin

Rev. 6.00 Jul. 15, 2009 Page 436 of 816

REJ09B0237-0600






Figure 15.20 CTSIO Bit, CTSDT Bit, and CTS Pin



Rev. 6.00 Jul. 15, 2009 Pag




Figure 15.21 SCKIO Bit, SCKDT Bit, and SCK Pin




Figure 15.22 SPBIO Bit, SPBDT Bit, and TxD Pin

Rev. 6.00 Jul. 15, 2009 Page 438 of 816

REJ09B0237-0600





trigger number, the TDFE flag will be set to 1 again after being read as 1 and cleared TDFE clearing should therefore be carried out when SCFTDR contains more than the trigger number of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from the upper 8 bits of

data count register (SCFDR).

2. SCFRDR Reading and RDF Flag

The RDF flag in the serial status register (SCFSR) is set when the number of receive in the receive FIFO data register (SCFRDR) has become equal to or greater than the r

trigger number set by bits RTRG1 and RTRG0 in the FIFO control register (SCFCR) RDF is set, receive data equivalent to the trigger number can be read from SCFRDR, efficient continuous reception. However, if the number of data bytes in SCFRDR is equal to or greater than the trigge

number, the RDF flag will be set to 1 again if it is cleared to 0. RDF should therefore cleared to 0 after being read as 1 after all the receive data has been read. The number of receive data bytes in SCFRDR can be found from the lower 8 bits of t

data count register (SCFDR). 3. Break Detection and Processing

Break signals can be detected by reading the RxD pin directly when a framing error ( detected. In the break state the input from the RxD pin consists of all 0s, so the FER f and the parity error flag (PER) may also be set. Note that, although transfer of receive

SCFRDR is halted in the break state, the SCIF receiver continues to operate.

The SCIF operates on a base clock with a frequency of 16 times the transfer rate. In

the SCIF operates on a base clock with a frequency of 16 times the transfer rate. In the SCIF synchronizes internally with the fall of the start bit, which it samples on the clock. Receive data is latched at the rising edge of the eighth base clock pulse. The transfer rate. In the SCIF synchronizes internally with the fall of the start bit, which it samples on the clock. Receive data is latched at the rising edge of the eighth base clock pulse. The transfer rate.




Figure 15.24 Receive Data Sampling Timing in Asynchronous Mode

From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation 2:

## Equation 2:

guaranteed.

When D = 0.5 and F = 0:

$$M = (0.5 - 1/(2 \times 16)) \times 100\%$$
$$= 46.875\%$$

This is a theoretical value. A reasonable margin to allow in system designs is 20% to

- 6. Prohibited Multiple Pin Allocation for Channel 1
- Although signals SCK1, RxD1, and TxD1 can be respectively assigned to multiple pi PD4 or PE20, PD3 or PE19, and PD2 or PE18, either of them must be selected. For exignal SCK1 is assigned to both pins PD4 and PE20, correct operation of the SCIF is
- 7. Status of the TxD and RTS Pins When the TE Bit is Cleared

The TxDi (i = 0, 1, 2) and RTSj (j = 0, 1) pins usually function as output pins during a communication. However, even if these functions are selected by the pin function cor (PFC), the internal weak keeper drives the pins to unstable levels as long as the TE bi SCSCRi (i = 0, 1, 2) is cleared. To make these pins always function as output pins (re of the value of the TE bit), set SCSPTRi (i = 0, 1, 2) and PFC in the following order.

a. Set the SPBIO and SPBDT bits in SCSPTRi (i = 0, 1, 2). Set the RTSIO and RTS

- SCSPTRj (j = 0, 1).
- b. Select the TxDi (i = 0, 1, 2) and RTSj (j = 0, 1) pins with the PFC.
- 8. Interval from when the TE bit in SCSCR is Set to 1 until a Start Bit is Transmitted in
  - Asynchronous Mode

    In the SCIF included in former products, a start bit is transmitted after the internal equation to one frame. In the SCIF included in this product, however, a start bit is transmitted after the TE bit is set to 1.



Rev. 6.00 Jul. 15, 2009 Pag

Rev. 6.00 Jul. 15, 2009 Page 444 of 816 REJ09B0237-0600

RENESAS

- MSB first for data transmission— Supports a maximum of 48-kHz sampling rate
  - Synchronization by either frame synchronization pulse or left/right channel switch
  - Supports CODEC control data interface
  - Connectable to linear, audio, or A-Law or μ-Law CODEC chip
  - Supports both master and slave modes
- Serial clock
  - An external pin input or internal clock  $(P\phi)$  can be selected as the clock source.
- Interrupts: One type
- DMA transfer
  - Supports DMA transmission and reception by a transfer request for transmission reception
- SPI mode
  - Fixed master mode can perform the full-duplex communication with the SPI slav continuously.
  - Selects the falling/rising edge of the SCK as data sampling.
  - Selects the clock phase of the SCK as a transmit timing.
  - Selects one slave device.
  - The length of transmit/receive data is fixed to 8 bits.




Figure 16.1 Block Diagram of SIOF

REJ09B0237-0600



		SIOF0_SYNC (SS00)	SIOFSYNC (SSO)	I/O	Frame synchronous signal (common to transmission/r
					In SPI mode, fixed to output selects slave device 0.
	SIOF0_TxD (MOSI0)	SIOFTxD (MOSI)	Output	Transmit data	
		SIOF0_RxD (MISO0)	SIOFRxD (MISO)	Input	Receive data
Note:	*	The pins are abbr	eviated as SIOFMCL	K, SIOFS	CK, SIOFSYNC, SIOFTxD, a

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

SIOFRxD in the following descriptions. In SPI mode, the pins are called SCK MOSI, and MISO.

- Receive data register\_0 (SIRDR\_0)
- Transmit control data register\_0 (SITCR\_0)
- Receive control data register\_0 (SIRCR\_0)
- Receive control data legister\_o (b
- Status register\_0 (SISTR\_0)
- Interrupt enable register\_0 (SIIER\_0)
- FIFO control register\_0 (SIFCTR\_0)
- Clock select register\_0 (SISCR\_0)
- Transmit data assign register\_0 (SITDAR\_0)
- Receive data assign register\_0 (SIRDAR\_0)
- Control data assign register\_0 (SICDAR\_0)
- SPI control register\_0 (SPICR\_0)

Rev. 6.00 Jul. 15, 2009 Page 448 of 816

REJ09B0237-0600

RENESAS

13	SYNCAT	0	R/W	SIOFSYNC Pin Valid Timing
				Indicates the position of the SIOFSYNC signal output as a synchronization pulse.
				0: At the start-bit data of frame
				1: At the last-bit data of slot
12	REDG	0	R/W	Receive Data Sampling Edge
				<ol> <li>The SIOFRxD signal is sampled at the falling SIOFSCK (The SIOFTxD signal is transmitted rising edge of SIOFSCK.)</li> </ol>
				<ol> <li>The SIOFRxD signal is sampled at the rising SIOFSCK (The SIOFTxD signal is transmitted falling edge of SIOFSCK.)</li> </ol>

10: Master mode 1 11: Master mode 2

Note: This bit is valid only in master mode.

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				1110: Data length is 16 bits and frame length is
				1111: Data length is 16 bits and frame length is
				Note: When data length is specified as 8 bits, c data cannot be transmitted or received.
				x: Don't care
7	TXDIZ	0	R/W	SIOFTxD Pin Output when Transmission is Inva
				0: High output (1 output) when invalid
				1: High-impedance state when invalid
				Note: Invalid means when disabled, and when a

1101: Data length is 16 bits and frame length is

is not assigned as transmit data or control

0: Sets the RCRDY bit in SISTR when the conte

1: Sets the RCRDY bit in SISTR each time when

This bit is always read as 0. The write value sho

being transmitted.

SIRCR change.

Reserved

always be 0.

Receive Control Data Interrupt Mode

SIRCR receives the control data.

Rev. 6.00 Jul. 15, 2009 Page 450 of 816
REJ09B0237-0600

6

5

**RCIM** 

0

0

R/W

R

aiways be c

**SIOFSYNC** 

Synchronous

**Bit Delay** 

SYNCDL bit

Control Data I

Slot position

## Table 16.2 Operation in Each Transfer Mode

Slave

Master/Slave

**Transfer Mode** 

Slave mode 1

		pulse		
Slave mode 2	Slave	Synchronous pulse		Secondary FS
Master mode 1	Master	Synchronous pulse		Slot position
Master mode 2	Master	L/R	No	Not supported

Note: \* The control data method is valid only when the FL3 to FL0 bits are specified a Don't care.)



				<ul> <li>If this bit is set to 1, the SIOF initializes the rate generator and initiates the operation. A same time, the SIOF outputs the clock gen the baud rate generator to the SIOFSCK pi</li> <li>This bit is initialized in module stop mode.</li> </ul>
14	FSE	0	R/W	Frame Synchronous Signal Output Enable
				This bit is valid in master mode.
				0: Disables the SIOFSYNC output (outputs 0)
				1: Enables the SIOFSYNC output
				• If this bit is set to 1, the SIOF initializes the

Reserved

always be 0.

counter and initiates the operation. This bit is initialized in module stop mode.

These bits are always read as 0. The write value

All 0

R

13 to 10 —

Rev. 6.00 Jul. 15, 2009 Page 452 of 816



				<ul> <li>This bit is initialized upon a transmit reset</li> </ul>
				This bit is initialized in module stop mode.
8	RXE	0	R/W	Receive Enable
				0: Disables data reception from SIOFRxD
				1: Enables data reception from SIOFRxD
				This bit setting becomes valid at the start
				frame (at the rising edge of the SIOFSYN
				<ul> <li>When the 1 setting for this bit becomes value</li> </ul>
				SIOF begins the reception of data from the

transmit data is stored in the transmit FIFO transmission of data from the SIOFTxD pi

SIOFRxD pin. When receive data is store receive FIFO, the SIOF issues a reception request according to the setting of the RF

• This bit is initialized upon receive reset. This bit is initialized in module stop mode.

These bits are always read as 0. The write va always be 0.

R

All 0

7 to 2

SIFCTR.

Reserved

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				register and transmit-related status. The fo are initialized.  — SITDR  — SITCR  — Transmit FIFO write pointer and read p  — TCRDY, TFEMP, and TDREQ bits in S  — TXE bit
0	RXRST	0	R/W	Receive Reset
				0: Does not reset receive operation
				1: Resets receive operation
				<ul> <li>This bit setting becomes valid immediately should be cleared to 0 before setting the re- be initialized.</li> </ul>
				<ul> <li>When the 1 setting for this bit becomes val SIOF immediately disables reception from SIOFRxD pin, and initializes the receive da register and receive-related status. The following are initialized.</li> </ul>
				— SIRDR
				— SIRCR
				<ul> <li>Receive FIFO write pointer and read po</li> </ul>
				<ul> <li>RCRDY, RFFUL, and RDREQ bits in S</li> </ul>
				— RXE bit

RENESAS

SIOFTxD pin to 1, and initializes the transn

	15 to 0			Specify data to be output from the SIOFTxD prochannel data. The position of the left-channel the transmit frame is specified by the TDLA b SITDAR.
				<ul> <li>These bits are valid only when the TDLE I SITDAR is set to 1.</li> </ul>
15 to 0	SITDR	All 0	W	Right-Channel Transmit Data
15 to 0			Specify data to be output from the SIOFTxD right-channel data. The position of the right-cl data in the transmit frame is specified by the in SITDAR.	
				<ul> <li>These bits are valid only when the TDRE TLREP bit in SITDAR are set to 1 and cle</li> </ul>

respectively.

Left-Channel Transmit Data

31 to 16

SITDL

15 to 0

All 0

RENESAS

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

			the receive frame is specified by the RDLA bit SIRDAR.
			<ul> <li>These bits are valid only when the RDLE b SIRDAR is set to 1.</li> </ul>
15 to 0		Undefined R	Right-Channel Receive Data
15 to	15 to 0		Store data received from the SIOFRxD pin as

SIRDAR.
These bits are valid only when the RDRE b SIRDAR is set to 1.

channel data. The position of the right-channel the receive frame is specified by the RDRA bit

Rev. 6.00 Jul. 15, 2009 Page 456 of 816

REJ09B0237-0600

RENESAS

	15 to 0			Specify data to be output from the SIOFTxD recontrol channel 0 transmit data. The position control channel 0 data in the transmit or receing is specified by the CD0A bit in SICDAR.
				• These bits are valid only when the CD0E SICDAR is set to 1.
15 to 0	SITC1	All 0	R/W	Control Channel 1 Transmit Data
	15 to 0			Specify data to be output from the SIOFTxD properties control channel 1 transmit data. The position control channel 1 data in the transmit or receing is specified by the CD1A bit in SICDAR.

These bits are valid only when the CD1E

SICDAR is set to 1.

				specified by the CD0A bit in SICDAR.
				<ul> <li>These bits are valid only when the CD0E b SICDAR is set to 1.</li> </ul>
15 to 0	SIRC1	All 0	R	Control Channel 1 Receive Data
	15 to 0			Store data received from the SIOFRxD pin as channel 1 receive data. The position of the corchannel 1 data in the transmit or receive frame specified by the CD1A bit in SICDAR.

These bits are valid only when the CD1E b

SICDAR is set to 1.

Rev. 6.00 Jul. 15, 2009 Page 458 of 816

REJ09B0237-0600

RENESAS

14	TCRDY	0	R	Transmit Control Data Ready
				0: Indicates that a write to SITCR is disabled
				1: Indicates that a write to SITCR is enabled
				<ul> <li>If SITCR is written when this bit is cleared to is over-written and the previous contents of are not output from the SIOFTxD pin.</li> </ul>
				This bit is valid when the TXE bit in SITCR
				<ul> <li>This bit indicates a state of the SIOF. If SITE written, the SIOF clears this bit.</li> </ul>
				If the issue of interrupts by this bit is enable
				SIOF interrupt is issued.
13	TFEMP	0	R	Transmit FIFO Empty
				0: Indicates that transmit FIFO is not empty
				1: Indicates that transmit FIFO is empty
				This bit is valid when the TXE bit in SICTR in
				<ul> <li>This bit indicates a state; if SITDR is written clears this bit.</li> </ul>

always be 0.

• If the issue of interrupts by this bit is enable

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

SIOF interrupt is issued.

this bit is always cleared by one DMAC access. DMAC access, when conditions for setting this b satisfied, the SIOF again indicates 1 for this bit. This bit is valid when the TXE bit in SICTR is This bit indicates a state; if the size of empty the transmit FIFO is less than the size specif the TFWM bit in SIFCTR, the SIOF clears thi If the issue of interrupts by this bit is enabled SIOF interrupt is issued. 11 0 R Reserved This bit is always read as 0. The write value sho always be 0. 10 **RCRDY** R Receive Control Data Ready 0: Indicates that the SIRCR stores no valid data.

the 1 FWW bit in SIFCIR.

When using transmit data transfer through the D

1: Indicates that the SIRCR stores valid data.

modified by the latest data.

read, the SIOF clears this bit.

SIOF interrupt is issued.

If SIRCR is written when this bit is set to 1, S

This bit is valid when the RXE bit in SICTR is This bit indicates a state of the SIOF. If SIRC

If the issue of interrupts by this bit is enabled

n	na		D	20	_	16	s n	0	fΩ	116	3		_						
•	1	200	000	nna Pa	000 Pag	000 Paga	000 Paga 46	000 Page 460	000 Page 460 o	000 Page 460 of 8	000 Page 460 of 814	009 Page 460 of 816	000 Page 460 of 816	000 Page 460 of 816	000 Page 460 of 816	009 Page 460 of 816	000 Page 460 of 816	000 Page 460 of 816	200 Page 460 of 816

REJ09B0237-0600



			<ol> <li>Indicates that the size of valid space in the re FIFO does not exceed the size specified by t bit in SIFCTR.</li> </ol>
			<ol> <li>Indicates that the size of valid space in the re FIFO exceeds the size specified by the RFW SIFCTR.</li> </ol>
			A receive data transfer request is issued when space in the receive FIFO exceeds the size spethe RFWM bit in SIFCTR.
			When using receive data transfer through the D bit is always cleared by one DMAC access. After access, when conditions for setting this bit are the SIOF again indicates 1 for this bit.
			This bit is valid when the RXE bit in SICTR
			<ul> <li>This bit indicates a state; if the size of valid the receive FIFO is less than the size specific RFWM bit in SIFCTR, the SIOF clears this leads to the size of valid</li> </ul>
			<ul> <li>If the issue of interrupts by this bit is enable SIOF interrupt is issued.</li> </ul>
7, 6 —	All 0	R	Reserved
			These bits are always read as 0. The write valualways be 0.

Receive Data Transfer Request

R

**RDREQ** 

8

Rev. 6.00 Jul. 15, 2009 Pag

This bit is valid when the TXE bit or RXE bit is 1. When 1 is written to this bit, the contents are If the issue of interrupts by this bit is enabled SIOF interrupt is issued.

transferred.

1.

A frame synchronization error occurs when the r frame synchronization timing appears before the data or control data transfers have been comple If a frame synchronization error occurs, the SIOI performs transmission or reception for slots that

This bit is valid when the TXE or RXE bit in S

When 1 is written to this bit, the contents are

If the issue of interrupts by this bit is enabled

Writing 0 to this bit is invalid.

SIOF interrupt is issued.

- 4 Frame Synchronization Error
- 0: Indicates that no frame synchronization error
- - 1: Indicates that a frame synchronization error of

- **FSERR** 0 R/W

Rev. 6.00 Jul. 15, 2009 Page 462 of 816

REJ09B0237-0600

				<ul> <li>If the issue of interrupts by this bit is enable SIOF interrupt is issued.</li> </ul>
2	TFUDF	0	R/W	Transmit FIFO Underflow
				0: No transmit FIFO underflow
				1: Transmit FIFO underflow
				A transmit FIFO underflow means that loading transmission has occurred when the transmit F

empty. When a transmit FIFO underflow occurs, the SI

repeatedly sends the previous transmit data. This bit is valid when the TXE bit in SICTR . When 1 is written to this bit, the contents ar

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

When 1 is written to this bit, the contents ar

Writing 0 to this bit is invalid.

SIOF interrupt is issued.

- If the issue of interrupts by this bit is enabled SIOF interrupt is issued. 0 **RFOVF** 0 R/W Receive FIFO Overflow 0: No receive FIFO overflow 1: Receive FIFO overflow A receive FIFO overflow means that writing has
  - when the receive FIFO is full. When a receive FIFO overflow occurs, the SIOF overflow, and receive data is lost. When 1 is written to this bit, the contents are
    - Writing 0 to this bit is invalid. If the issue of interrupts by this bit is enabled

When 1 is written to this bit, the contents are

Writing 0 to this bit is invalid.

SIOF interrupt is issued.



				•
				1: Used as a DMA transfer request to the DMA
14	TCRDYE	0	R/W	Transmit Control Data Ready Enable
				0: Disables interrupts due to transmit control da
				1: Enables interrupts due to transmit control da
13	TFEMPE	0	R/W	Transmit FIFO Empty Enable
				0: Disables interrupts due to transmit FIFO emp
				1: Enables interrupts due to transmit FIFO emp

R/W

R/W

R/W

interrupts.

requests

requests

interrupts.

0: Used as a CPU interrupt

0: Used as a CPU interrupt

Transmit Data Transfer Request Enable

0: Disables interrupts due to transmit data trans

1: Enables interrupts due to transmit data trans

Receive Data DMA Transfer Request Enable Transmits an interrupt as an interrupt to the CP transfer request. The RDREQE bit can be set a

1: Used as a DMA transfer request to the DMA

0: Disables interrupts due to receive control da

Receive Control Data Ready Enable

12

11

10

**TDREQE** 

**RDMAE** 

**RCRDYE** 

0

0

Rev. 6.00 Jul. 15, 2009 Pag

				These bits are always read as 0. The write value always be 0.
5	SAERRE	0	R/W	Slot Assign Error Enable
				0: Disables interrupts due to slot assign error
				1: Enables interrupts due to slot assign error
4	FSERRE	0	R/W	Frame Synchronization Error Enable
				0: Disables interrupts due to frame synchronizati
				1: Enables interrupts due to frame synchronization
3	TFOVFE	0	R/W	Transmit FIFO Overflow Enable
				0: Disables interrupts due to transmit FIFO overf
				1: Enables interrupts due to transmit FIFO overfl
2	TFUDFE	0	R/W	Transmit FIFO Underflow Enable
				0: Disables interrupts due to transmit FIFO unde
				1: Enables interrupts due to transmit FIFO under
1	RFUDFE	0	R/W	Receive FIFO Underflow Enable
				0: Disables interrupts due to receive FIFO under
				1: Enables interrupts due to receive FIFO under
0	RFOVFE	0	R/W	Receive FIFO Overflow Enable
				0: Disables interrupts due to receive FIFO overfl
-				1: Enables interrupts due to receive FIFO overflo

Reserved

7, 6

All 0

R



Rev. 6.00 Jul. 15, 2009 Page 466 of 816

100: Issue a transfer request when 12 or more the transmit FIFO are empty.
101: Issue a transfer request when 8 or more s the transmit FIFO are empty.
110: Issue a transfer request when 4 or more s the transmit FIFO are empty.
111: Issue a transfer request when 1 or more s transmit FIFO are empty.

1	1: Issue a transfer reque
	transmit FIFO are em

010: Setting prohibited 011: Setting prohibited

- A transfer request to the transmit FIFO is is the TDREQE bit in SISTR.
- The transmit FIFO is always used as 16 sta

Rev. 6.00 Jul. 15, 2009 Pag

				FIFO regardless of these bit settings.
12	TFUA4	1	R	Transmit FIFO Usable Area
11	TFUA3	0	R	Indicate the number of words that can be transf
10	TFUA2	0	R	the CPU or DMAC as B'00000 (full) to B'10000
9	TFUA1	0	R	
8	TFUA0	0	R	

- the receive FIFO are valid.
  - the receive FIFO are valid.

    111: Issue a transfer request when 16 stages of

110: Issue a transfer request when 12 or more s

- receive FIFO are valid.
- A transfer request to the receive FIFO is issued.
  - RDREQE bit in SISTR.
  - The receive FIFO is always used as 16 stage FIFO regardless of these bit settings.

4	RFUA4	0	R	Receive FIFO Usable Area
3	RFUA3	0	R	Indicate the number of words that can be transfe
2	RFUA2	0	R	the CPU or DMAC as B'00000 (empty) to B'1000
1	RFUA1	0	R	

RFUA0

0

R

0

				1: Uses P
				The master clock is the clock input to the baud generator.
14	MSIMM	1	R/W	Master Clock Direct Selection
				0: Uses the output clock of the baud rate gener serial clock
				1: Uses the master clock itself as the serial cloc
13	_	0	R	Reserved
				This bit is always read as 0. The write value she always be 0.
12	BRPS4	0	R/W	Prescalar Setting
11	BRPS3	0	R/W	Set the master clock division ratio according to
10	BRPS2	0	R/W	value of the prescalar of the baud rate generate
9	BRPS1	0	R/W	The range of settings is from B'00000 ( $\times$ 1/1) to
8	BRPS0	0	R/W	(× 1/32).
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.

101: Setting prohibited
110: Setting prohibited
111: Prescalar output × 1/1*
The final frequency division ratio of the baud rate generator is determined by BRPS × BRDV (max

1/1024).

Note: \*This setting is valid only when the BRPSe BRPSe bits are set to B'00000.

# 16.3.11 Transmit Data Assign Register (SITDAR)

SITDAR is a 16-bit readable/writable register that specifies the position of the transmit deframe (slot number).

		Initial		
Bit	Bit Name	Value	R/W	Description
15	TDLE	0	R/W	Transmit Left-Channel Data Enable
				0: Disables left-channel data transmission
				1: Enables left-channel data transmission
14 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.

Rev. 6.00 Jul. 15, 2009 Page 470 of 816



				Transmits data specified in the SITDR bit in right-channel data
				Repeatedly transmits data specified in the S SITDR as right-channel data
				This bit setting is valid when the TDRE bit
				<ul> <li>When this bit is set to 1, the SITDR setting ignored.</li> </ul>
5, 4	_	All 0	R	Reserved
				These bits are always read as 0. The write val
				always be 0.
3	TDRA3	0	R/W	
3 2	TDRA3 TDRA2	0	R/W R/W	always be 0.  Transmit Right-Channel Data Assigns 3 to 0  Specify the position of right-channel data in a t
_		•		always be 0.  Transmit Right-Channel Data Assigns 3 to 0
_	TDRA2	0	R/W	always be 0.  Transmit Right-Channel Data Assigns 3 to 0  Specify the position of right-channel data in a t

R/W

6

TLREP

0

1: Enables right-channel data transmission

Transmit Left-Channel Repeat

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				always be 0.
11	RDLA3	0	R/W	Receive Left-Channel Data Assigns 3 to 0
10	RDLA2	0	R/W	Specify the position of left-channel data in a rec
9	RDLA1	0	R/W	frame as B'0000 (0) to B'1110 (14).
8	RDLA0	0	R/W	1111: Setting prohibited
				<ul> <li>Receive data for the left channel is stored in SIRDL bit in SIRDR.</li> </ul>
7	RDRE	0	R/W	Receive Right-Channel Data Enable
				0: Disables right-channel data reception
				1: Enables right-channel data reception
6 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
3	RDRA3	0	R/W	Receive Right-Channel Data Assigns 3 to 0
2	RDRA2	0	R/W	Specify the position of right-channel data in a re

Reserved

These bits are always read as 0. The write value

Rev. 6.00 Jul. 15, 2009 Page 472 of 816 REJ09B0237-0600

RDRA1

RDRA0

0

0

R/W

R/W

1

0

14 to 12 —

All 0



RENESAS

frame as B'0000 (0) to B'1110 (14).

Receive data for the right channel is stored i

1111: Setting prohibited

SIRDR bit in SIRDR.

				0 data
14 to 12 —		All 0	R	Reserved
				These bits are always read as 0. The write val always be 0.
11	CD0A3	0	R/W	Control Channel 0 Data Assigns 3 to 0
10	CD0A2	0	R/W	Specify the position of control channel 0 data i
9	CD0A1	0	R/W	receive or transmit frame as B'0000 (0) to B'11
8	CD0A0	0	R/W	1111: Setting prohibited
				<ul> <li>Transmit data for the control channel 0 dat</li> </ul>

R/W

R

All 0

7

6 to 4

CD1E

REJ09

1: Enables transmission and reception of cont

specified in the SITD0 bit in SITCR.
Receive data for the control channel 0 data

0: Disables transmission and reception of conf

1: Enables transmission and reception of cont

These bits are always read as 0. The write val

in the SIRD0 bit in SIRCR.

Control Channel 1 Data Enable

channel 1 data

1 data

always be 0.

Reserved

# 16.3.14 SPI Control Register (SPICR)

SPICR is a 16-bit readable/writable register that specifies the operating mode of the SPI.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	SPIM	0	R/W	SPI Mode
				Selects the SIOF operating mode.
				0: Operates as the SIOF.
				1: The SIOF operates in master mode of the SP
14	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.
13	СРНА	0	R/W	SPI Clock Phase
				Selects the SPI clock phase.
				0: Samples data at the first edge of the SCK.
				1: Samples data at the second edge of the SCK
12	CPOL	0	R/W	SPI Clock Polarity
				Selects the SPI clock polarity.
				0: The SCK is high-active, and goes low in the id
				1: The SCK is low-active, and goes high in the id

Rev. 6.00 Jul. 15, 2009 Page 474 of 816



5	SSAST1	0	R/W	Setting of SS Ass	sert	
4	SSAST0	0	R/W	Set the setup tim	ning of the SS for	the SCK.
				• CPHA = 0		
				(Unit: SCK clock)	.)	
				SSAST[1:0]	SS Setup	SS Hold
				00	0.5 clock	0 clock
				01	1 clock	0.5 clock
				10	1.5 clock	1 clock
				11	2 clock	1.5 clock
				• CPHA = 1 (Unit: SCK clock)	Α	
				`	•	CC Uala
				SSAST[1:0]	SS Setup	SS Hold
				00	0 clock	0.5 clock
				01	0.5 clock	1 clock
				10	1 clock	1.5 clock
				11	1.5 clock	2 clock
3, 2		All 0	R	Reserved	<u> </u>	
				These bits are al	lways read as 0. 7	The write valu

always be 0.



Rev. 6.00 Jul. 15, 2009 Pag

REJ09

always be 0.

Rev. 6.00 Jul. 15, 2009 Page 476 of 816



the serial clock. The division ratio is from 1/1 to 1/1024

Figure 16.2 shows connections for supply of the serial clock.




Figure 16.2 Serial Clock Supply

Table 16.3 shows an example of serial clock frequency.

Table 16.3 SIOF Serial Clock Frequency

		Sampling Rat	е
Frame Length	8 kHz	44.1 kHz	48 kHz
32 bits	256 kHz	1.4112 MHz	1.536 MHz
64 bits	512 kHz	2.8224 MHz	3.072 MHz
128 bits	1.024 MHz	5.6448 MHz	6.144 MHz
256 bits	2.048 MHz	11.289 MHz	12.289 MHz



Rev. 6.00 Jul. 15, 2009 Pag




Figure 16.3 Serial Data Synchronization Timing

Rev. 6.00 Jul. 15, 2009 Page 478 of 816






Figure 16.4 SIOF Transmit/Receive Timing

#### 16.4.3 Transfer Data Format

The SIOF performs the following transfer.

- Transmit/receive data: Transfer of 8-bit data/16-bit data/16-bit stereo data
- Control data: Transfer of 16-bit data (uses the specific register as interface)

**Transfer Mode:** The SIOF supports the following four transfer modes as listed in table transfer mode can be specified by the TRMD1 and TRMD0 bits in SIMDR.

**Table 16.4 Serial Transfer Modes** 

Transfer Mode	SIOFSYNC	Bit Delay	Control Data
Slave mode 1	Synchronous pulse	SYNCDL bit	Slot position
Slave mode 2	Synchronous pulse		Secondary FS
Master mode 1	Synchronous pulse		Slot position
Master mode 2	L/R	No	Not supported



Rev. 6.00 Jul. 15, 2009 Pag

10xx	16	16	16-bit monaural data
1100	16	32	16-bit monaural/stereo
1101	16	64	16-bit monaural/stereo
1110	16	128	16-bit monaural/stereo
1111	16	256	16-bit monaural/stereo
Noto: v: C	on't core		

8-bit monaural data

128

Note: x: Don't care.

8

0111

Slot Position: The SIOF can specify the position of transmit data, receive data, and contr a frame (common to transmission and reception) by slot numbers. The slot number of each specified by the following registers.

- Transmit data: SITDAR
  - Receive data: SIRDAR
- Control data: SICDAR

Only 16-bit data is valid for control data. In addition, control data is always assigned to the slot number both in transmission and reception.

Rev. 6.00 Jul. 15, 2009 Page 480 of 816




Figure 16.5 Transmit/Receive Data Bit Alignment

Note: In the figure, only the shaded areas are transmitted or received as valid data. Datumshaded areas is not transmitted or received.

Monaural or stereo can be specified for transmit data by the TDLE bit and TDRE bit in Monaural or stereo can be specified for receive data by the RDLE bit and RDRE bit in STO achieve left and right same audio output while stereo is specified for transmit data, sTLREP bit in SITDAR. Tables 16.6 and 16.7 show the audio mode specification for transmit data, respectively.



Rev. 6.00 Jul. 15, 2009 Pag

		Bit			
Mode	RDLE	RDRE			
Monaural	1	0	_		
Stereo	1	1			

Note: Left and right same audio mode is not supported in receive data.

To execute monaural transmission or reception, use the left channel.

**Control Data:** Control data is written to or read from by the following registers.

- Transmit control data write: SITCR (32-bit access)
- Receive control data read: SIRCR (32-bit access)

Figure 16.6 shows the control data and bit alignment in SITCR and SIRCR.




Figure 16.6 Control Data Bit Alignment

Rev. 6.00 Jul. 15, 2009 Page 482 of 816



#### 16.4.5 Control Data Interface

Control data performs control command output to the CODEC and status input from the The SIOF supports the following two control data interface methods.

- Control by slot position
- Control by secondary FS

Control data is valid only when data length is specified as 16 bits.

Control by Slot Position (Master Mode 1, Slave Mode 1): Control data is transferred frames transmitted or received by the SIOF by specifying the slot position of control data method can be used in both SIOF master and slave modes. Figure 16.7 shows an examp control data interface timing by slot position control.




Figure 16.7 Control Data Interface (Slot Position)



Rev. 6.00 Jul. 15, 2009 Pag

synchronously with the secondary FS.

Figure 16.8 shows an example of the control data interface timing by the secondary FS.




Figure 16.8 Control Data Interface (Secondary FS)



- FIFO transmit request: TDREQ (transmit interrupt source)
  - FIFO receive request: RDREQ (receive interrupt source)

The request conditions for FIFO transmit or receive can be specified individually. The reconditions for the FIFO transmit and receive are specified by the TFWM2 to TFWM0 b RFWM2 to RFWM0 bits in SIFCTR, respectively. Tables 16.9 and 16.10 summarize the conditions specified by SIFCTR.

Table 16.9 Conditions to Issue Transmit Request

Number of

TFWM2 to TFWM0	Requested Stages	Transmit Request
000	1	Empty area is 16 stages
100	4	Empty area is 12 stages or more
101	8	Empty area is 8 stages or more
110	12	Empty area is 4 stages or more
111	16	Empty area is 1 stage or more

**Table 16.10 Conditions to Issue Receive Request** 

RFWM2 to RFWM0	Number of Requested Stages	Receive Request	Us
000	1	Valid data is 1 stage or more	Sm
100	4	Valid data is 4 stages or more	
101	8	Valid data is 8 stages or more	
110	12	Valid data is 12 stages or more	
111	16	Valid data is 16 stages	Lar

REJ09

**Us** Sm

La

SIFCTR.

The above indicate possible data numbers that can be transferred by the CPU or DMA

Rev. 6.00 Jul. 15, 2009 Page 486 of 816





Rev. 6.00 Jul. 15, 2009 Pag





Figure 16.9 (1) Transmission/Reception Operation in Master Mode (Example of R and Full-Duplex Transmission by the CPU with TDMAE=0)

Rev. 6.00 Jul. 15, 2009 Page 488 of 816





When the rupts due to transmit data undernow are enabled, and setting the no. o transmit data, the TAE bit should be set to 1.

Figure 16.9 (2) Transmission Operation in Master Mode (Example of Half-D Transmission by the CPU with TDMAE=0)



Rev. 6.00 Jul. 15, 2009 Pag




Figure 16.10 Example of Receive Operation in Master Mode






Figure 16.11 Example of Transmit Operation in Slave Mode




Figure 16.12 Example of Receive Operation in Slave Mode

Rev. 6.00 Jul. 15, 2009 Page 492 of 816



	Transmit FIFO write pointer and read pointer
	TCRDY, TFEMP, and TDREQ bits in SISTR
	TXE bit in SICTR
Receive reset	SIRDR
	Receive FIFO write pointer and read pointer
	RCRDY, RFFUL, and RDREQ bits in SISTR
	RXE bit in SICTR

**Module Stop Mode:** The SIOF stops the transmit/receive operation in module stop mode the registers in SIOF are retained.



			request	specified size or more.
4	-	RFFUL	Receive FIFO full	The receive FIFO is full.
5	Control	TCRDY	Transmit control data ready	The transmit control register to be written.
6	-	RCRDY	Receive control data ready	The receive control data reg stores valid data.
7	Error	TFUDF	Transmit FIFO underflow	Serial data transmit timing hawhile the transmit FIFO is er
8	-	TFOVF	Transmit FIFO overflow	Write to the transmit FIFO is performed while the transmit full.
9	-	RFOVF	Receive FIFO overflow	Serial data is received while receive FIFO is full.
10	-	RFUDF	Receive FIFO underflow	The receive FIFO is read wh receive FIFO is empty.
11	-	FSERR	FS error	A synchronous signal is inputhe specified bit number has passed (in slave mode).
12	-	SAERR	Assign error	The same slot is specified in serial data and control data.

**TFEMP** 

**RDREQ** 

Reception

SIOF interrupt is issued.

request

Transmit FIFO empty


Receive FIFO transfer

specified size or more.

The transmit FIFO is empty.

The receive FIFO stores data specified size or more. The receive FIFO is full. The transmit control register

Rev. 6.00 Jul. 15, 2009 Page 494 of 816 RENESAS REJ09B0237-0600



SIIER settings. If an interrupt source is set to 1 and the corresponding bit in SIIER is set

- The infinediately preceding transmit data is again transmitted.
- Transmit FIFO overflow (TFOVF) The contents of the transmit FIFO are protected, and the write operation causing the is ignored.
- Receive FIFO overflow (RFOVF)

Data causing the overflow is discarded and lost.

- Receive FIFO underflow (RFUDF)
  - An undefined value is output on the bus.
- FS error (FSERR)

The internal counter is reset according to the FSYN signal in which an error occurs.

- Assign error (SAERR)
- If the same slot is assigned to both serial data and control data, the slot is assigne data.
  - If the same slot is assigned to two control data items, data cannot be transferred of




Figure 16.13 Transmit and Receive Timing (8-Bit Monaural Data (1))

**8-bit Monaural Data (2):** Synchronous pulse method, falling edge sampling, slot No.0 u transmit and receive data, and frame length = 16 bits




Figure 16.14 Transmit and Receive Timing (8-Bit Monaural Data (2))

Rev. 6.00 Jul. 15, 2009 Page 496 of 816

REJ09B0237-0600

RENESAS

Specifications: TRMD[1:0]=00 or 10,	REDG=0,	FL[3:0]=1101	(frame length: 64 bi
TDLE=1,	TDLA[3:0]=0000,	TDRE=0,	TDRA[3:0]=0000,
RDLE=1,	RDLA[3:0]=0000,	RDRE=0,	RDRA[3:0]=0000,
CD0E=0.	CD0A[3:0]=0000,	CD1E=0.	CD1A[3:0]=0000
CD0E=0,	CD0A[3:0]=0000,	CD1E=0,	

Figure 16.15 Transmit and Receive Timing (16-Bit Monaural Data (1))

**16-bit Stereo Data (1):** L/R method, rising edge sampling, slot No.0 used for left channel slot No.1 used for right channel data, and frame length = 32 bits




Figure 16.16 Transmit and Receive Timing (16-Bit Stereo Data (1))




Figure 16.17 Transmit and Receive Timing (16-Bit Stereo Data (2))

**16-bit Stereo Data (3):** Synchronous pulse method, falling edge sampling, slot No.0 used channel data, slot No.1 used for right-channel data, slot No.2 used for control channel 0 of No.3 used for control channel 1 data, and frame length = 128 bits




Figure 16.18 Transmit and Receive Timing (16-Bit Stereo Data (3))

→   ← 1 bit delay							
Specifications: TRMD[1:0]=00 or 10, TDLE=1, RDLE=1, CD0E=1,	REDG=1, TDLA[3:0]=0000, RDLA[3:0]=0000, CD0A[3:0]=0001,	TDRE=1, RDRE=1,	rame length: 128 bits) TDRA[3:0]=0010, RDRA[3:0]=0010, CD1A[3:0]=0011				

Figure 16.19 Transmit and Receive Timing (16-Bit Stereo Data (4))

Synchronization-Pulse Output Mode at End of Each Slot (SYNCAT Bit = 1): Synch pulse method, falling edge sampling, slot No.0 used for left-channel data, slot No.1 used channel data, slot No.2 used for control channel 0 data, slot No.3 used for control chann and frame length = 128 bits

In this mode, valid data must be set to slot No. 0.





Figure 16.20 Transmit and Receive Timing (16-Bit Stereo Data)



Rev. 6.00 Jul. 15, 2009 Pag



(Example): With the SIOF Master Mode 2, Frame Length = 32 bits

### (b) Defect prevention

\*Please take following procedures (i) or (ii).

- (i) In the case of setting a data, please write a dummy data for the first frame and t data for other frames into the transmit FIFO, and set the destination stations to the data in the first frame.
- (ii) In the use of this product, please make your system composition that works coneven in the case that the length of the SYNC signal will be 1 bit longer.

#### 2. Resume Data Transmission with the SIOF Master Mode

## (a) Defect data transmission

With the SIOF master mode, in some case, the data is NOT transmitted correctly whe transmission operation is resumed after stopping the previous transmission operation '0' to the TXE bit.

Rev. 6.00 Jul. 15, 2009 Page 500 of 816



- (Set the MSSEL bit in SISCR to '1' (master clock =  $P\phi$ ).) (ii) Set the master clock division ratio according with the count value of the prescala
  - baud rate generator as  $\times 1/1$ . (Set the bits BRPS[4:0] in SISCR to '0000' (as the master clock frequency ×1/1)
    - (iii) Set the frequency division ratio for the output stage of the baud rate generator as (Set the bits BRDV[2:0] in SISCR to '111' (as the prescalar output frequency ×1 (iv) Reset the transmission/reception operation.
      - (Set the TXRST bit (or RXST bit) in the SICTR to '1' (reset).)
      - (v) Set the value of SISCR for transmission/reception again, before start of next transmission/reception.




Figure 16.21 Example of Configuration in SPI Mode

**SPI Operation:** The states of operation in SPI mode are described in terms of transmissing reception in table 16.13. In SPI mode, the data length is fixed to 8 bits and the values of t 8 bits of SITDR and SIRDR are the valid data for transmission and reception, respectivel master mode can perform the full-duplex communication with the SPI slave devices cont That is, 8-bit data is continuously transmitted/received, and resetting of transmit/received by the TXRST or RXRST bit with SCK =  $P\phi$  controls the respective frames.

3		23
SITDR/SIRDR	Data	

The shaded part is the data which is transmitted or received.

Rev. 6.00 Jul. 15, 2009 Page 502 of 816



# Table 16.13 States of Transmit and Receive Operations in SPI Mode

**RDMAE** 

1

Don't care

**TXE** 

0

**RXE** 

0

1

**TDMAE** 

Don't care

				transmitted from the MOSI. Data received at the stored in the receive FIFO and is transferred by DMA.
				Receive operation continues as long as RE bit receive-FIFO overflow (RFOVF) status is set a receive FIFO has become full and further recei ignored.
1	0	0	0	Half-Duplex Transmission
				The data in the transmit FIFO is transmitted fro MOSI. The receive FIFO does not operate, and the MISO is ignored. When the transmit FIFO the empty, the transmit operation is completed.
		1	0	Half-Duplex Transmission

**SPI Transmit/Receive Operation** 

Transmission/reception is disabled

The transmit FIFO does not operate and dumn

The data which has been transferred by using to the transmit FIFO is transmitted from the MC receive FIFO does not operate and data on the ignored. When the transmit FIFO becomes em

transmit operation is completed.


Half-Duplex Reception

In half-duplex reception (transmission is disabled), the value output from the MOSI can be controlled by the TXDIZ bit in SIMDR as follows.

TXDIZ = 0: Transmission is disabled, 1 is output on the MOSI.

TXDIZ = 1: Transmission is disabled, the MOSI is in the high-impedance state.

Serial Clock Timing: Timing on the data and clock lines in SPI mode is shown in figure and 16.23. The user can select from four serial transfer formats, which differ according to phase and polarity of the serial clock.



Ts: The setup time for the SCK edge. The minimum value is 1/2 of the period of the SCK. The settir made by the SSAST1 and SSAST0 bits in SPICR.

Th: The hold time for the SCK edge. The minimum value is 0. Td: The idle time. A number of SCK-clock cycles from 0 to 3 is set by the FLD1 and FLD0 bits in SF

Figure 16.22 SPI Data/Clock Timing 1 (CPHA = 0)

Rev. 6.00 Jul. 15, 2009 Page 504 of 816



Th: The hold time for the SCK edge. The minimum value is 1/2 of the period of the SCK.

Td: The idle time. A number of SCK-clock cycles from 0 to 3 is set by the FLD1 and FLD0 bits in SF

# Figure 16.23 SPI Data/Clock Timing 2 (CPHA = 1)




Figure 16.24 SPI Transmission/Reception Operation (Example of Full-Dupl Transmission/Reception by the CPU with TDMAE = 0)

Rev. 6.00 Jul. 15, 2009 Page 506 of 816



6	Synchronously to SSO, output the contents of SITDR from MOSI.		Executes transmission.
7	Transfer complete? No Yes	Check SISTR.TFEMP (transmit FIFO empty) and ensure completion of communication by using a wait loop or other means.	
8	Clear the TXE bit in SICTR to 0.	Disable transmission.	Transmission ends.
9	Clear the FSE bit in SICTR to 0.	To be prepared for the transmission/reception that is resumed later, set FSE = 0 to synchronize the frame in this LSI.	
10	Set BPRS = 00000 and BRDV = 111 in the SISCR register.  Apply a pulse to bit TxRST in the SICTR register (0->1->0 input).  Set the SISCR register to set the baud rate again.	To be prepared for the transmission/reception that is resumed later, initialize inside the baud rate generator.	
11	Change No communication mode? Yes End	If communication is not to be resumed (branching to No), no further setting is needed. To return to the same communication mode, go back to setting of FSE at step 3 of this flowchart.	
12	With FSE=0, TXE=0, and RXE=0 held, start setting other bits.	Go on to 'Start' of the corresponding flowchart.	

Note: \* For the case when interrupt generation on transmit FIFO underflow is enabled, set the TXE bit to 1 after setting data for transmission at

Figure 16.25 SPI Transmission Operation (Example of Half-Duplex Transmission CPU with TDMAE = 0)



Rev. 6.00 Jul. 15, 2009 Pag

	Yes		
6	DMA transfer (Set the SITDR register.)	Set the data for transmission.	
7	Synchronously to SSO, output the contents of SITDR from MOSI.		Executes transmission.
8	Transfer complete? No Yes	For example, in the DMA transfer end interrupt service routine, check SISTR.TFEMP (transmit FIFO empty) and ensure completion of communication by using a wait loop.	When the DMA transfr end interrupt is used bit in DMA.CHCRn before the execution reinterrupt service routine.
9	Clear the TXE bit in SICTR to 0.	Disable transmission.	Transmission ends.
10	Clear the FSE bit in SICTR to 0.	To be prepared for the transmission/reception that is resumed later, set FSE = 0 to synchronize the frame in this LSI.	
11	Set BPRS = 00000 and BRDV = 111 in the SISCR register.  Apply a pulse to bit TxRST in the SICTR register (0->1->0 input).	To be prepared for the transmission/reception that is resumed later, initialize inside the baud rate generator.	
	Set the SISCR register to set the baud rate again.		
12	Change No communication mode?  Yes End	If communication is not to be resumed (branching to No), no further setting is needed. To return to the same communication mode, go back to setting of FSE at step 4 of this flowchart.	
13	With FSE=0, TXE=0, and RXE=0 held, start setting other bits.	Go on to 'Start' of the corresponding flowchart.	

Figure 16.26 SPI Transmission Operation (Example of Half-Duplex Transmission with TDMAE = 1)

Rev. 6.00 Jul. 15, 2009 Page 508 of 816 REJ09B0237-0600

RENESAS

	Yes		
6	DMA transfer (Read from the SIRDR register.)	Read data from the SIRDR register.	
7	Synchronously to \$\overline{SSO}\$, receive data from MISO.		Executes reception.
8	Transfer complete? No Yes	At the point when a DEI interrupt is generated, reception has already proceeded excessively. Therefore, read the necessary amount of data from FIFO and skip the remainder, or cancel by RxRST.	When the DMA transfr end interrupt is used to bit in DMA.CHCRn before the execution interrupt service routine.
9	Clear the RXE bit in SICTR to 0.	Disable reception.	Reception ends.
10	Clear the FSE bit in SICTR to 0.	To be prepared for the transmission/reception that is resumed later, set FSE = 0 to synchronize the frame in this LSI.	
	Set BPRS = 00000 and BRDV = 111 in the SISCR register.		
11	Apply a pulse to bit RxRST in the SICTR register (0->1->0 input).	To be prepared for the transmission/reception that is resumed later, initialize inside the baud rate generator.	
	Set the SISCR register to set the baud rate again.		
12	Change No Communication mode?  Yes End	If communication is not to be resumed (branching to No), no further setting is needed. To return to the same communication mode, go back to setting of FSE at step 4 of this flowchart.	
13	With FSE=0, TXE=0, and RXE=0 held, start setting other bits.	Go on to 'Start' of the corresponding flowchart.	

Figure 16.27 SPI Reception Operation (Example of Half-Duplex Reception by D RDMAE = 1)



Rev. 6.00 Jul. 15, 2009 Page 510 of 816



Using HIFRAM, the HIF also supports HIF boot mode allowing this LSI to be booted.

decomes possible, and connection to external devices not releasing dus musicismp is en

# 17.1 Features

The HIF has the following features.

specified as bank mode or non-bank mode.

from the on-chip CPU to the external device.

- An external device can read from or write to HIFRAM in 32-bit units via the HIF pi.
  in 8-bit or 16-bit units not allowed). The on-chip CPU can read from or write to HIF
  bit, 16-bit, or 32-bit units, via the internal peripheral bus. The HIFRAM access mode
- When an external device accesses HIFRAM via the HIF pins, automatic increment of addresses and the endian can be specified with the HIF internal registers.
- By writing to specific bits in the HIF internal registers from an external device, or by
  the end address of HIFRAM from the external device, interrupts (internal interrupts)
  issued to the on-chip CPU. Conversely, by writing to specific bits in the HIF interna
  from the on-chip CPU, interrupts (external interrupts) or DMAC transfer requests ca
- There are seven interrupt source bits each for internal interrupts and external interrupts.
   Accordingly, software control of 128 different interrupts is possible, enabling high-stransfer using interrupts.
- In HIF boot mode, this LSI can be booted from HIFRAM by an external device stori instruction code in HIFRAM.






Figure 17.1 Block Diagram of HIF

Rev. 6.00 Jul. 15, 2009 Page 512 of 816



	HIF write	HIFWR	Input	Write strobe signal. Low level is input external device writes data to the HIF
	HIF read	HIFRD	Input	Read strobe signal. Low level is input external device reads data from the H
	HIF interrupt	HIFINT	Output	Interrupt request to an external device HIF
	HIF mode	HIFMD	Input	Selects whether or not this LSI is star HIF boot mode. If a power-on reset is when high level is input, this LSI is sta

HIFDMAC transfer

HIF boot ready

HIF pin enable

request

**HIFDREQ** 

**HIFRDY** 

**HIFEBL** 

Input

REJ09

0: Normal access (other than below)1: Index register write or status regis

HIF boot mode.

Output To an external device, DMAC transfe with HIFRAM as the destination

Output Indicates that the HIF reset is canceled

this LSI, this pin is asserted.

HIF can be accepted.

high-level input.

LSI and access from an external devi

All HIF pins other than this pin are as

Rev. 6.00 Jul. 15, 2009 Pag

0	0	1	0	Read from register specified by HIFIDX[
0	0	0	1	Write to register specified by HIFIDX[7:0
0	1	1	0	Read from status register (HIFGSR[7:0])
0	1	0	1	Write to index register (HIFIDX[7:0])
0	*	1	1	No operation (NOP)
0	*	0	0	Setting prohibited
[Legend]				

\*: Don't care

### 17.3.2 Connection Method

When connecting the HIF to an external device, a method like that shown in figure 17.2 sused.




Figure 17.2 HIF Connection Example



- HIF address register (HIFADR)
  - HIF data register (HIFDATA)
  - HIF boot control register (HIFBCR)
  - HIFDREQ trigger register (HIFDTR)
  - HIF bank interrupt control register (HIFBICR)

#### 17.4.1 **HIF Index Register (HIFIDX)**

HIFIDX is a 32-bit register used to specify the register read from or written to by an ext device when the HIFRS pin is held low. HIFIDX can be only read by the on-chip CPU. can be only written to by an external device while the HIFRS pin is driven high.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.

000100: HIFEICR 000101: HIFADR 000110: HIFDATA 001111: HIFBCR

Other than above: Setting prohibited

Rev. 6.00 Jul. 15, 2009 Page 516 of 816



- 10: Bits 15 to 0 in register 11: Setting prohibited
- When HIFSCR.BO = 1
- 00: Bits 15 to 0 in register
- 01: Setting prohibited
- 10: Bits 31 to 16 in register
- 11: Setting prohibited

This bit can be only written to by an external device while the HIFRS pin is he

However, when HIFDATA is selected using bits REGO, each time reading or writing of HIFDATA

these bits change according to the following rule

 $00 \rightarrow 10 \rightarrow 00 \rightarrow 10...$  repeated

cannot be written to by the on-chip CPU.

Note:

31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
15 to 0	STATUS15 to	All 0	R/W	General Status
	STATUS0			This register can be read from and written to external device connected to the HIF, and be chip CPU. These bits are initialized only at a on reset.

### 17.4.3 HIF Status/Control Register (HIFSCR)

HIFSCR is a 32-bit register used to control the HIFRAM access mode and endian setting HIFSCR can be read from and written to by the on-chip CPU. Access to HIFSCR by an e

device should be performed with HIFSCR specified by bits REG5 to REG0 in HIFIDX a

HIFRS pi	n low.			
Bit	Bit Name	Initial Value	R/W	Description
31 to 12	_	All 0	R	Reserved
				These bits are always read



should always be 0.

as 0. The write va

### falling edge is generated at the HIFDRE default for the HIFDREQ pin is high-leve 11: For a DMAC transfer request to an exter device, rising edge is generated at the H pin. The default for the HIFDREQ pin is output. R/W HIFRAM Bank Mode 9 **BMD** 0 **BSEL** R/W 8 0 HIFRAM Bank Select

10: An external device can access only bank the on-chip CPU can access only bank 1
11: An external device can access only bank the on-chip CPU can access only bank 0

REJ09

high level is generated at the HIFDREQ default for the HIFDREQ pin is low-level 10: For a DMAC transfer request to an exter

Controls the HIFRAM access mode.

accessed.

accessed.

00: Both an external device and the on-chip access bank 0. When access by both of conflict, even though the access address access by the external device is process access by the on-chip CPU. Bank 1 can

01: Both an external device and the on-chip access bank 1. When access by both of conflict, even though the access address access by the external device is process access by the on-chip CPU. Bank 0 can

				0: Started up in non-HIF boot mode (booted memory connected to area 0)
				<ol> <li>Started up in HIF boot mode (booted from HIFRAM)</li> </ol>
4, 3	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
2	WBSWP	0	R/W	Byte Order for Access of HIFDATA
				Specifies the byte order when an external de accesses HIFDATA. See also section 17.9, A Control.

R/W

of the HIFMD pin sampled at a power-on rese

0: Aligned according to the BO bit.

**Endian for HIFRAM Access** 

0: Big endian (MSB first)1: Little endian (LSB first)

the on-chip CPU.

1: Swapped in word units from the big endian and then swapped in byte units within each The setting of the BO bit is ignored.

Specifies the byte order when HIFRAM is according

0

RENESAS

REJ09B0237-0600

Rev. 6.00 Jul. 15, 2009 Page 520 of 816

**EDN** 

1

### 17.4.4 **HIF Memory Control Register (HIFMCR)**

HIFMCR is a 32-bit register used to control HIFRAM. HIFMCR can be only read by th CPU. Access to HIFMCR by an external device should be performed with HIFMCR specific bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
7	LOCK	0	R/W*	Lock
				This bit is used to lock the access direction (reafor consecutive access of HIFRAM by an extern via HIFDATA. When this bit is set to 1, the value RD and WT bits set at the same time are held u is next cleared to 0. When the RD bit and this bit simultaneously set to 1, consecutive read mode entered. When the WT bit and this bit are simult set to 1, consecutive write mode is entered. Bot and WT bits should not be set to 1 simultaneous
6	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.

				value of this bit is automatically cleared to 0.
4	_	0	R	Reserved
				This bit is always read as 0. The write value shou always be 0.
3	RD	0	R/W*	Read
				When this bit is set to 1, the HIFRAM data corres to HIFADR is fetched to HIFDATA.
				If this bit and the LOCK bit are set to 1 simultane HIFRAM consecutive read mode is entered, and speed data transfer becomes possible. This mod maintained until this bit is next cleared to 0, or un LOCK bit is cleared to 0.
				If the LOCK bit is not simultaneously set to 1 with reading of HIFRAM is performed only once. Ther the value of this bit is automatically cleared to 0.
2, 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
0	AI/AD	0	R/W*	Address Auto-Increment/Decrement
				This bit is valid only when the LOCK bit is 1. The HIFADR is automatically incremented by 4 or decremented by 4 according to the setting of this

writing to HIFRAIN is performed only once. There

time reading or writing of HIFRAM is performed.

0: Auto-increment mode (+4) 1: Auto-decrement mode (-4)

cannot be written to by the on-chip CPU. Changing the HIFRAM banks access an external device by setting the BMD and BSEL bits in HIFSCR does not affe setting of this bit. Rev. 6.00 Jul. 15, 2009 Page 522 of 816

RENESAS

This bit can be only written to by an external device when the HIFRS pin is low

Note:

IIC6	0	R/W	Internal Interrupt Source
IIC5	0	R/W	These bits specify the source for interrupts gene
IIC4	0	R/W	the IIR bit. These bits can be written to from bot external device and the on-chip CPU. By using
IIC3	0	R/W	fast execution of interrupt exception handling is
IIC2	0	R/W	These bits are completely under software control
IIC1	0	R/W	their values have no effect on the operation of the
IIC0	0	R/W	
IIR	0	R/W	Internal Interrupt Request
			While this bit is 1, an interrupt request (HIFI) is i

the on-chip CPU.

### 17.4.6 **HIF External Interrupt Control Register (HIFEICR)**

7 6

5

4

3

2

HIFEICR is a 32-bit register used to issue interrupts to an external device connected to the

from this LSI. Access to HIFEICR by an external device should be performed with HIF specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low. Initial

		IIIIIIai		
Bit	Bit Name	Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.

While this bit is 1, the HIFINT pin is asserted to is interrupt request to an external device from this L

## 17.4.7 HIF Address Register (HIFADR)

Initial

device. When using the LOCK bit setting in HIFMCR to specify consecutive access of H auto-increment (+4) or auto-decrement (-4) of the address, according to the AI/AD bit set HIFMCR, is performed automatically, and HIFADR is updated. HIFADR can be only rea on-chip CPU. Access to HIFADR by an external device should be performed with HIFADR specified by bits REG5 to REG0 in HIFIDX and the HIFRS pin low.

HIFADR is a 32-bit register which indicates the address in HIFRAM to be accessed by a

Bit	Bit Name	Value	R/W	Description
31 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
9 to 2	A9 to A2	All 0	R/W*	HIFRAM Address Specification
				These bits specify the address of HIFRAM to be accessed by an external device, with 32-bit bou
1, 0	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.

Note: \* This bit can be only written to by an external device when the HIFRS pin is low cannot be written to by the on-chip CPU.

Rev. 6.00 Jul. 15, 2009 Page 524 of 816



31 to 0	D31 to D0	All 0	R/W	32-bit Data

# $17.4.9 \qquad HIF \ Boot \ Control \ Register \ (HIFBCR)$

HIFBCR is a 32-bit register for exclusive control of an external device and the on-chip of regarding access of HIFRAM. HIFBCR can be only read by the on-chip CPU. Access to by an external device should be performed with HIFBCR specified by bits REG5 to REHIFIDX and the HIFRS pin low.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write val always be 0.
7 to 1	_	All 0	R/W	AC-Bit Writing Assistance
				These bits should be used to write the bit patterneeded to set the AC bit to 1. These bits are a read as 0.

cleared to 0.
When booted in non-HIF boot mode, the initial this bit is 0.
When booted in HIF boot mode, the initial value bit is 1. After an external device writes a boot programmer in the state of the state o

execution of the instruction is naited until this

HIFRAM via the HIF, clearing this bit to 0 boots

When 1 is written to this bit by an external device should be written to bits 7 to 0 to prevent errone writing.

chip CPU from HIFRAM.

# 17.4.10 HIFDREQ Trigger Register (HIFDTR)

HIFDTR is a 32-bit register. Writing to HIFDTR by the on-chip CPU asserts the HIFDR HIFDTR cannot be accessed by an external device.

Bit	Bit Name	Initial Value	R/W	Description
31 to 1	_	All 0	R*1	Reserved
				These bits are always read as 0. The write vashould always be 0.



chip CPU, make sure this bit is cleared to 0 setting this bit to 1 by the on-chip CPU.

Notes: 1. This bit cannot be accessed by an external device. It can be accessed only b chip CPU.

2. Writing 0 to this bit by the on-chip CPU is ignored.

## 17.4.11 HIF Bank Interrupt Control Register (HIFBICR)

HIFBICR is a 32-bit register that controls HIF bank interrupts. HIFBICR cannot be accepternal device.

	املائما		
Bit Name	Value	R/W	Description
_	All 0	R*1	Reserved
			These bits are always read as 0. The write should always be 0.
BIE	0	R/W*1	Bank Interrupt Enable
			Enables or disables a bank interrupt reques issued to the on-chip CPU.
			0: HIFBI disabled
			1: HIFBI enabled
	_	— All 0	Bit Name Value R/W — All 0 R*1

this bit is automatically set to 1 when an external device has completed access to the 32-bit da start address of HIFRAM and the HIFCS pin I

CPU, it cannot be set to 1.

Make sure setting of this bit by HIFRAM acce

Though this bit can be cleared to 0 by the on-

an external device and clearing of this bit by t chip CPU do not conflict using software.

Notes: 1. This bit cannot be accessed by an external device. It can only be accessed by chip CPU.

negated.

2. Writing 1 to this bit by the on-chip CPU is ignored.

RENESAS

Rev. 6.00 Jul. 15, 2009 Page 528 of 816

addresses are common between the banks.

2. Note that in HIF boot mode, bank 0 is selected, and the first 1 kbyte in each of following address ranges are also mapped: H'00000000 to H'01FFFFFF (first Mbytes of area 0 in the P0 area), H'20000000 to H'21FFFFFF (first-half 32 M area 0 in the P0 area), H'40000000 to H'41FFFFFF (first-half 32 Mbytes of ar

P0 area), H'60000000 to H'61FFFFF (first-half 32 Mbytes of area 0 in the P0 H'80000000 to H'81FFFFFF (first-half 32 Mbytes of area 0 in the P1 area), H'

to H'A1FFFFF (first-half 32 Mbytes of area 0 in the P2 area), and H'C00000 H'C1FFFFF (first-half 32 Mbytes of area 0 in the P3 area). If an external device modifies HIFRAM when HIFRAM is accessed from the F P3 area with the cache enabled, coherency may not be ensured. When the c enabled, accessing HIFRAM from the P2 area is recommended. In HIF boot mode, among the first-half 32 Mbytes of each area 0, access to the which HIFRAM is not mapped is inhibited.

Even in HIF boot mode, the second-half 32 Mbytes of area 0, area 3, area 4, area 5, area 6B, and area 6 are mapped to the external memory as normally.




Figure 17.3 Basic Timing for HIF Interface

Rev. 6.00 Jul. 15, 2009 Page 530 of 816






Figure 17.4 HIFIDX Write and HIFGSR Read

## 17.7.2 Reading/Writing of HIF Registers other than HIFIDX and HIFGSR

As shown in figure 17.5, in reading and writing of HIF internal registers other than HIF. HIFGSR, first HIFRS is held high and HIFIDX is written to in order to select the register accessed and the byte location. Then HIFRS is held low, and reading or writing of the reselected by HIFIDX is performed.




Figure 17.5 HIF Register Settings



Rev. 6.00 Jul. 15, 2009 Pag




Figure 17.6 Consecutive Data Writing to HIFRAM

### Consecutive Data Reading from HIFRAM to External Device 17.7.4

Figure 17.7 shows the timing chart for consecutive data reading from HIFRAM to an extension device. As this timing chart indicates, by setting the start address, data can subsequently l out consecutively.

Rev. 6.00 Jul. 15, 2009 Page 532 of 816

REJ09B0237-0600

RENESAS

[7:0] = AL Auto-increi

# Figure 17.7 Consecutive Data Reading from HIFRAM

# 17.8 External DMAC Interface

Figures 17.8 to 17.11 show the HIFDREQ output timing. The start of the HIFDREQ ass synchronizes with the DTRG bit in HIFDTR being set to 1. The HIFDREQ negate timin assert level are determined by the DMD and DPOL bits in HIFSCR, respectively.

When the external DMAC is specified to detect low level of the HIFDREQ signal, set  $\Sigma$  and DPOL = 0. After writing 1 to the DTRG bit, the HIFDREQ signal remains low until is detected for both the HIFCS and HIFRS signals.

In this case, when the HIFDREQ signal is used, make sure that the setup time ( $\overline{\text{HIFCS}}$  a HIFRS settling) and the hold time (HIFRS hold to  $\overline{\text{HIFCS}}$  negate) are satisfied. If  $t_{\text{HIFAS}}$  a stipulated in section 25.4.11, HIF Timing, are not satisfied, the HIFDREQ signal may be unintentionally.



Rev. 6.00 Jul. 15, 2009 Pag

2009 Pag REJ09

### rigure 17.0 HIPDREQ Tilling (when DMD = 0 and DFOL = 0)

When the external DMAC is specified to detect high level of the HIFDREO signal, set D and DPOL = 1. At the time the DPOL bit is set to 1, HIFDREQ becomes low. Then after to the DTRG bit, HIFDREQ remains high until low level is detected for both the HIFCS

In this case, when the HIFDREQ signal is used, make sure that the setup time (HIFCS as HIFRS settling) and the hold time (HIFRS hold to  $\overline{\text{HIFCS}}$  negate) are satisfied. If  $t_{\text{HIFAS}}$  and stipulated in section 25.4.11, HIF Timing, are not satisfied, the HIFDREQ signal may be unintentionally.




Figure 17.9 HIFDREQ Timing (When DMD = 0 and DPOL = 1)

HIFRS signals.

# Figure 17.10 HIFDREQ Timing (When DMD = 1 and DPOL = 0)

When the external DMAC is specified to detect the rising edge of the HIFDREQ signal, = 1 and DPOL = 1. At the time the DPOL bit is set to 1, HIFDREQ becomes low. Then writing 1 to the DTRG bit, a low pulse of 32 peripheral clock cycles is generated at the pin.




Figure 17.11 HIFDREQ Timing (When DMD = 1 and DPOL = 1)

When the external DMAC supports intermittent operating mode (block transfer mode), data transfer can be implemented by using the HIFRAM consecutive access and bank fu



Rev. 6.00 Jul. 15, 2009 Pag

5	Set HIFRAM consecutive write with address increment in HIFMCR					
6	Select HIFDATA and → write dummy data (4 bytes) to HIFDATA		$\rightarrow$	HIF bank interrupt occurs	$\rightarrow$	HIFRAM bank s by HIF bank inte handler (externa accesses bank chip CPU acces bank 0)
7		Activate DMAC	<b>←</b>	Assert HIFDREQ	<b>←</b>	Set DTRG bit to
8		Consecutive data write to bank 1 in HIFRAM				
9		Write to end address of bank 1 in HIFRAM completes and operation halts	$\overline{}$	HIF bank interrupt occurs	$\rightarrow$	HIFRAM bank s by HIF bank into handler (externa accesses bank ( chip CPU acces bank 1)
10		Re-activate DMAC	<b>←</b>	Assert HIFDREQ	<b>←</b>	Set DTRG bit to
11		Consecutive data write to bank 0 in HIFRAM				Read data from HIFRAM
	.00 Jul. 15, 2009 Page 536 of B0237-0600	RENE	:S	ΔS		



bytes) to HIFDATA

that HIFGSR read with HIFRS = low), HIFRAM consecutive write is interrupted, and No. need to be done again.

**External Device** 

Table 17.5 Consecutive Read Procedure from HIFRAM by External DMAC

No.	CPU	DMAC	HIF	CPU
1	HIF initial setting			HIF initial settir
2	DMAC initial setting			
3	Set HIFADR to HIFRAM start address			
4	Set HIFRAM consecutive read with address increment in HIFMCR			
5	Select HIFDATA			

Activate DMAC ← /

6

7

8

This LSI

Write data to b

After writing da address of ban HIFRAM, perfo HIFRAM bank (external devic accesses bank chip CPU acce bank 0)

Rev. 6.00 Jul. 15, 2009 Pag

	DMAC	,	HIFDREQ	·	
12	Consecutive data read from bank 0 in HIFRAM				Write data to bar HIFRAM
13	Read from end address of bank 0 in HIFRAM completes and operation halts	$\rightarrow$	HIF bank interrupt occurs	$\rightarrow$	HIFRAM bank so by HIF bank inter handler (external accesses bank of chip CPU acces bank 0)
14	Re-activate DMAC	<b>←</b>	Assert HIFDREQ	<b>←</b>	Set DTRG bit to
Hereafter No. 12 to 14 are repeathat HIFGSR read with HIFRS =	•				•

Re-activate

← Assert

barne i j

← Set DTRG bit to

Rev. 6.00 Jul. 15, 2009 Page 538 of 816

RENESAS

REJ09B0237-0600

need to be done again.

11

	1	0	B'00	H'1032
			B'10	H'5476
		1	B'00	H'5476
			B'10	H'1032
Table 17.7	HIF Registers (o	other than HIFDAT	A) Alignment for A	ccess by an Ext

**BO Bit** 

1

B'00

B'10

H'3210

H'7654

Alignme

HIFD[15

H'7654

H'3210

H'3210

H'7654

REJ09

Data in HIFDATA WBSWP Bit

H'76543210	Don't care	0	
		1	

Rev. 6.00 Jul. 15, 2009 Pag

BYTE[1:0] Bits

B'00

B'10

B'00

B'10




Figure 17.12 Image of High-Impedance Control of HIF Pins by HIFEBL Pi

REJ09B0237-0600



control	Off	Off		Off	(Sequence output)	
HIFDREQ output control	Output buffer: Off	Output buffer: Off	General input port	Output buffer: Off	Output buffer: On (Sequence output)	General input po initial state*2
HIFD 15 to HIFD0 I/O control	I/O buffer: Off	I/O buffer: Off	General input port	I/O buffer: Off	I/O buffer controlled according to states of HIFCS, HIFWR, and HIFRD	General input po initial state* <sup>2</sup>
HIFCS input control	Input buffer: Off	Input buffer: Off	General input port	Input buffer: Off	Input buffer: On	General input po initial state* <sup>2</sup>
HIFRS input control	Input buffer: Off	Input buffer: Off	General input port	Input buffer: Off	Input buffer: On	General input po initial state* <sup>2</sup>

by the signal

input on this pin.

General input port

General input port

Low

Output

Output

buffer:

buffer: Off

High

Output

output)

Output

buffer: On

buffer: On

(Sequence

input

level

**HIFRDY** 

output control

HIFINT

output

Low

Output

buffer:

On

(Low

output)

Output

buffer:

High

Output

buffer:

On

(Low

output)

Output

buffer:



Rev. 6.00 Jul. 15, 2009 Pag

REJ09

General input p initial state \*1

General input po

General input po

initial state\*2

initial state\*2

input control	Input buffer: Off	Input buffer: Off	General input port	Input buffer: Off	Input buffer: On	General input port at the state* <sup>2</sup>
HIFRD input control	Input buffer: Off	Input buffer: Off	General input port	Input buffer: Off	Input buffer: On	General input port at the state*2

Notes: 1. The pin also functions as an HIFEBL pin by setting the PFC registers.

- 2. The pin also functions as an HIF pin by setting the PFC registers.
- When the HIF pin function is selected for the HIFEBL pin and this pin by setting registers, the input and/or output buffers are controlled according to the HIFEE state.

When the HIF pin function is not selected for the HIFEBL pin and is selected for by setting the PFC registers, the input and/or output buffers are always turned setting is prohibited.

Rev. 6.00 Jul. 15, 2009 Page 542 of 816

	PA22 input/out	put (port) A22 outp	out (BSC)	SIOMCLK0 inp	out (SIOF) -
	PA23 input/out	put (port) A23 outp	out (BSC)	RXD_SIO0 inp	ut (SIOF) -
	PA24 input/out	put (port) A24 outp	out (BSC)	TXD_SIO0 out (SIOF)	put –
	PA25 input/out	put (port) A25 outp	out (BSC)	SIOFSYNC0 input/output (S	IOF)
Table	e 18.2 List of	Multiplexed Pin	s (Port B)		
Port	Function 1 (Related Module)	Function 2 (Related Module)			Function (Related Module)
В	PB00 input/output (port)	WAIT input (BSC)			_
	PB01 input/output (port)			IOIS16 input (BSC)	_
	PB02 input/output (port)		CKE output (BSC)		_

A18 output (BSC)

A19 output (BSC)
A20 output (BSC)

A21 output (BSC)

PA17 input/output (port) A17 output (BSC)

PA18 input/output (port)

PA19 input/output (port)

PA20 input/output (port)
PA21 input/output (port)



Fun

(Re

Mod

REJ09

3

SCK\_SIO0 input/output

(SIOF)

PB06 input/output (port)	WE3(BE3) output (BSC)	DQMUU output (BSC)	ICIOWR output (BSC)	_	_
PB07 input/output (port)			CE2B output (BSC)	_	_
PB08 input/output (port)	CS6B output (BSC)		CE1B output (BSC)	_	_
PB09 input/output (port)			CE2A output (BSC)	_	_
PB10 input/output (port)	CS5B output (BSC)		CE1A output (BSC)	_	_
PB11 input/output (port)	CS4 output (BSC)			_	_
PB12 input/output (port)	CS3 output (BSC)			_	
PB13 input/output (port)	BS output (BSC)			_	

PC07 input/output (port)	MII_TXD3 output (EtherC)	_	DUPLEX out
PC08 input/output (port)	RX_DV input (EtherC)	_	_
PC09 input/output (port)	RX_ER input (EtherC)	_	_
PC10 input/output (port)	RX_CLK input (EtherC)	_	_
PC11 input/output (port)	TX_ER output (EtherC)	_	_
PC12 input/output (port)	TX_EN output (EtherC)	_	_
PC13 input/output (port)	TX_CLK input (EtherC)	_	_
PC14 input/output (port)	COL input (EtherC)	_	_
PC15 input/output (port)	CRS input (EtherC)	_	_
PC16 input/output (port)	MDIO input/output (EtherC)	_	
PC17 input/output (port)	MDC output (EtherC)	_	_

(EtherC)

(EtherC)

PC18 input/output (port) LNKSTA input (EtherC)
PC19 input/output (port) EXOUT output (EtherC)
PC20 input/output (port) WOL output (EtherC)

PC06 input/output (port)

MII\_TXD2 output

REJ09

CRS output

Table	18.5	List of Multiple	exed Pins (Port E)
Function 1 Port (Related Module)			Function 2 (Related Module)
E	PE00	input/output (port)	HIFEBL input (HIF)

IRQ6 input (INTC)

IRQ7 input (INTC)

HIFRDY output (HIF)

HIFMD input (HIF)

HIFINT output (HIF)

HIFRD input (HIF)

HIFWR input (HIF)

HIFDREQ output (HIF)

RxD2 input (SCIF)

**Function 3** 

(SIOF)

(SIOF)

SCK2 input/output (SCIF)

(Related Module)

SCK SIO0 input/output

SIOMCLK0 input (SIOF)

RXD SIO0 input (SIOF)

SIOSYNC0 input/output

TXD SIO0 output (SIOF) —

DACK1 output

Function 4

(Related N

D16 input/ou (BSC) D17 input/ou (BSC) D18 input/ou (BSC)

D19 input/ou (BSC)

PD6 input/output (port)

PD7 input/output (port)

PE01 input/output (port) PE02 input/output (port)

PE03 input/output (port)

PE04 input/output (port)

PE05 input/output (port)

PE06 input/output (port)

PE07 input/output (port)	HIFRS input (HIF) —
PE08 input/output (port)	HIFCS input (HIF) —
PE09 input/output (port)	HIFD00 input/output (HIF) —
PE10 input/output (port)	HIFD01 input/output (HIF) —
PE11 input/output (port)	HIFD02 input/output (HIF) —
PE12 input/output (port)	HIFD03 input/output (HIF) —



Rev. 6.00 Jul. 15, 2009 Page 546 of 816

PE21 input/output (port)	HIFD12 input/output (HIF)	RTS0 output (SCIF)
PE22 input/output (port)	HIFD13 input/output (HIF)	CTS0 input (SCIF)
PE23 input/output (port)	HIFD14 input/output (HIF)	RTS1 output (SCIF)
PE24 input/output (port)	HIFD15 input/output (HIF)	CTS1 input (SCIF)

PE18 input/output (port) HIFD09 input/output (HIF) TxD1 output (SCIF)

PE19 input/output (port) HIFD10 input/output (HIF) RxD1 input (SCIF)

PE20 input/output (port) HIFD11 input/output (HIF) SCK1 input/output (SCIF) D27 input/o

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

(BSC)
D25 input/o

(BSC)

(BSC)

D28 input/o(BSC)

D29 input/o (BSC)

D30 input/o (BSC)

D31 input/o (BSC)

D26 input/o (BSC)

C10	A12	_	A12
A10	A13	_	A13
D9	A14	_	A14
B10	A15	_	A15
A5	PA16	PA16/A16	PA16
B5	PA17	PA17/A17	PA17
A4	PA18	PA18/A18	PA18
D5	PA19	PA19/A19	PA19
B4	PA20	PA20/A20	PA20
C4	PA21	PA21/A21/SCK_SIO0	PA21
А3	PA22	PA22/A22/SIOMCLK0	PA22
D4	PA23	PA23/A23/RXD_SIO0	PA23
ВЗ	PA24	PA24/A24/TXD_SIO0	PA24
A2	PA25	PA25/A25/SIOFSYNC0	PA25
B8	PB00	PB00/WAIT	PB00
D6	PB01	PB01/IOIS16	PB01
C15	PB02	PB02/CKE	PB02

D11

A12

C11

B11

D10

A11

A06

A07

80A

A09

A10

A11

REJ09B0237-0600



A06

A07

80A

A09

A10

A11

PA16/A16

PA17/A17

PA18/A18

PA19/A19

PA20/A20

PA21/A21/SCK\_S

PA22/A22/SIOMO

PA23/A23/RXD\_S

PA24/A24/TXD\_S

PA00/WAIT

PB01/IOIS16

PB02/CKE

A6	PB09	PB09/CE2A	PB09	PB09/CE2A
C6	PB10	PB10/(CS5B/CE1A)	PB10	PB10/(CS5B/CE
C8	PB11	PB11/CS4	PB11	PB11/CS4
A15	PB12	PB12/CS3	PB12	PB12/CS3
D8	CS0	_	CS0	_
C9	PB13	PB13/BS	PB13	PB13/BS
R6	PC00	PC00/MII_RXD0	PC00	PC00/MII_RXD0
M7	PC01	PC01/MII_RXD1	PC01	PC01/MII_RXD1
P6	PC02	PC02/MII_RXD2	PC02	PC02/MII_RXD2
N7	PC03	PC03/MII_RXD3	PC03	PC03/MII_RXD3
P8	PC04	PC04/MII_TXD0/ SPEED100	PC04	PC04/MII_TXD0 SPEED100
M9	PC05	PC05/MII_TXD1/LINK	PC05	PC05/MII_TXD1
R9	PC06	PC06/MII_TXD2/CRS	PC06	PC06/MII_TXD2
N9	PC07	PC07/MII_TXD3/DUPLEX	PC07	PC07/MII_TXD3
N6	PC08	PC08/RX_DV	PC08	PC08/RX_DV
M6	PC09	PC09/RX_ER	PC09	PC09/RX_ER

PC10/RX\_CLK

PC11/TX\_ER

PB07/CE2B

PB08/(CS6B/CE1B)

 $\overline{\text{RD}}$ 

**RDWR** 

PB07

PB08

PB07/CE2B

PB08/(CS6B/CE

 $\overline{\text{RD}}$ 

**RDWR** 

PB07

PB08

PC10

PC11

R8

N8

A8

D13

B6

C5

Rev. 6.00 Jul. 15, 2009 Pag

	PC19	PC19/EXOUT	PC19	PC19/EXOUT
P10	PC20	PC20/WOL	PC20	PC20/WOL
D1	PD0	PD0/IRQ0/TEND0	PD0	PD0/IRQ0/TEN
E4	PD1	PD1/IRQ1/TEND1	PD1	PD1/IRQ1/TEN
D2	PD2	PD2/IRQ2/TxD1/DREQ0	PD2	PD2/IRQ2/TxD
D3	PD3	PD3/IRQ3/RxD1/DACK0	PD3	PD3/IRQ3/RxI
C1	PD4	PD4/IRQ4/SCK1	PD4	PD4/IRQ4/SCI
C2	PD5	PD5/IRQ5/TxD2/DREQ1	PD5	PD5/IRQ5/TxE
СЗ	PD6	PD6/IRQ6/RxD2/DACK1	PD6	PD6/IRQ6/RxI
B2	PD7	PD7/IRQ7/SCK2	PD7	PD7/IRQ7/SC
N1	PE00	PE00/HIFEBL/SCK_SIO0	HIFEBL	PE00/HIFEBL
МЗ	PE01	PE01/HIFRDY/SIOMCLK0	HIFRDY	PE01/HIFRDY
M2	PE02	PE02/HIFDREQ/ RXD_SIO0	HIFDREQ	PE02/HIFDRE RXD_SIO0
L4	HIFMD	PE03/HIFMD	HIFMD	PE03/HIFMD
M1	PE04	PE04/HIFINT/TXD_SIO0	HIFINT	PE04/HIFINT/
L2	PE05	PE05/HIFRD	HIFRD	PE05/HIFRD
L1	PE06	PE06/HIFWR/SIOFSYNC0	HIFWR	PE06/HIFWR
L3	PE07	PE07/HIFRS	HIFRS	PE07/HIFRS
E3	PE08	PE08/HIFCS	HIFCS	PE08/HIFCS
K3	PE09	PE09/HIFD00/D16	HIFD00	PE09/HIFD00
K4	PE10	PE10/HIFD01/D17	HIFD01	PE10/HIFD01
	PE11	PE11/HIFD02/D18	HIFD02	PE11/HIFD02
J2				

G4	PE21	PE21/HIFD12/RTS0/D28	HIFD12
F1	PE22	PE22/HIFD13/CTS0/D29	HIFD13
F3	PE23	PE23/HIFD14/RTS1/D30	HIFD14
F4	PE24	PE24/HIFD15/CTS1/D31	HIFD15
K14	D00	_	D00
J13	D01	_	D01
J15	D02	_	D02
H12	D03	_	D03
J14	D04	_	D04
H13	D05	_	D05
G12	D06	_	D06
G15	D07	_	D07
E15	D08	_	D08
E14	D09	_	D09
F14	D10	_	D10
F13	D11	_	D11
F15	D12	_	D12
F12	D13	_	D13
G14	D14	_	D14
G13	D15	_	D15
M14	TRST input	_	TRST input
N12	TDO output	_	TDO output
			Re
		RENE	

PE20/HIFD11/SCK1/D27

HIFD11

F2

PE20

Rev. 6.00 Jul. 15, 2009 Pag

REJ09









PE20/HIFD11/S

PE21/HIFD12/R

PE22/HIFD13/C

PE23/HIFD14/R PE24/HIFD15/C



L13	ASEMD input	_	ASEMD input	_
L14	TESTMD input	_	TESTMD input	_
R12	MD3 input	_	MD3 input	_
J12	MD2 input	_	MD2 input	_
L15	MD1 input	_	MD1 input	_
N13	MD0 input	_	MD0 input	_
M15	RES input	_	RES input	_
L12	NMI input	_	NMI input	_
M11	MD5 input	_	MD5 input	_
R11	TESTOUT output	_	TESTOUT output	_

- Port B control register L2 (PBCRL2)
  - Port C IO register H (PCIORH)
  - - Port C IO register L (PCIORL)
  - Port C control register H2 (PCCRH2)
  - Port C control register L1 (PCCRL1)
  - Port C control register L2 (PCCRL2)
  - Port D IO register L (PDIORL)
  - Port D control register L2 (PDCRL2)

  - Port E IO register H (PEIORH)
  - Port E IO register L (PEIORL)

  - Port E control register H1 (PECRH1) Port E control register H2 (PECRH2)
  - Port E control register L1 (PECRL1)
  - Port E control register L2 (PECRL2)

always be 0.

The initial value of PAIORH is H'0000.

# 18.1.2 Port A Control Register H1 and H2 (PACRH1 and PACRH2)

PACRH1 and PACRH2 are 16-bit readable/writable registers that select the pin functions multiplexed port A pins.

### • PACRH1

Bit	Bit Name	Initial Value	R/W	Description
15 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
3	PA25MD1	0	R/W	PA25 Mode
2	PA25MD0	0	R/W	Select the function of pin PA25/A25/SIOFSYNCO
				00: PA25 input/output (port)
				01: A25 output (BSC)
				10: SIOFSYNC0 input/output (SIOF)
				11: Setting prohibited

REJ09B0237-0600



15	PA23MD1	0	R/W	PA23 Mode
14	PA23MD0	0	R/W	Select the function of pin PA23/A23/RXD_SIO0
				00: PA23 input/output (port)
				01: A23 output (BSC)
				10: RXD_SIO0 input (SIOF)
				11: Setting prohibited
13	PA22MD1	0	R/W	PA22 Mode

0

0

0

Initial

Value

**Bit Name** 

PA22MD0

PA21MD1

PA21MD0

Bit

12

11

10

9

R/W

R/W

R/W

R/W

Description

— 0 R Reserved

This bit is always read as 0. The write value sho always be 0.

REJ09

Select the function of pin PA22/A22/SIOMCLK0

Select the function of pin PA21/A21/SCK\_SIO0

00: PA22 input/output (port)01: A22 output (BSC)

10: SIOMCLK0 input (SIOF)

00: PA21 input/output (port)01: A21 output (BSC)

10: SCK\_SIO0 input/output (SIOF)

11: Setting prohibited

PA21 Mode

				1: A19 output (BSC)
5		0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
4	PA18MD0	0	R/W	PA18 Mode
				Selects the function of pin PA18/A18.
				0: PA18 input/output (port)
				1: A18 output (BSC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	PA17MD0	0	R/W	PA17 Mode
				Selects the function of pin PA17/A17.
				0: PA17 input/output (port)
				1: A17 output (BSC)

Reserved

always be 0.

PA16 Mode

Selects the function of pin PA19/A19.

This bit is always read as 0. The write value shou

Selects the function of pin PA16/A16.

0: PA19 input/output (port)

Rev. 6.00 Jul. 15, 2009 Page 556 of 816

0

0

PA16MD0

R

R/W

RENESAS

0: PA16 input/output (port)1: A16 output (BSC)

1

0

always be 0.

The initial value of PAIBRL is H'0000.

# 18.1.4 Port B Control Register L1 and L2 (PBCRL1 and PBCRL2)

PBCRL1 and PBCRL2 are 16-bit readable/writable registers that select the pin function multiplexed port B pins.

# • PBCRL1

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	_	All 0	R	Reserved
				These bits are always read as 0. The write valual always be 0.
10	PB13MD0	0	R/W	PB13 Mode
				Selects the function of pin PB13/ $\overline{\text{BS}}$ .
				0: PB13 input/output (port)
				1: BS output (BSC)
9	_	0	R	Reserved
				This bit is always read as 0. The write value shalways be 0.
8	PB12MD0	0	R/W	PB12 Mode
				Selects the function of pin PB12/CS3.
				0: PB12 input/output (port)
				1: CS3 output (BSC)



					always be 0.
4	PB	310MD0	0	R/W	PB10 Mode
					Selects the function of pin PB10/CS5B/CE1A.
					0: PB10 input/output (port)
					1: CS5B/CE1A output (BSC)
3	_	(	0	R	Reserved
					This bit is always read as 0. The write value sho always be $0$ .
2	PB	39MD0	0	R/W	PB9 Mode

.\_\_\_\_\_

Rev. 6.00 Jul. 15, 2009 Page 558 of 816

PB8MD0

0

0

R

R/W

RENESAS

Selects the function of pin PB09/CE2A.

This bit is always read as 0. The write value shou

Selects the function of pin PB08/CS6B/CE1B.

0: PB09 input/output (port)1: CE2A output (BSC)

0: PB08 input/output (port)1: CS6B/CE1B output (BSC)

Reserved

always be 0.
PB8 Mode

1

0

				This bit is always read as 0. The write value sho always be 0.
12	PB6MD0	0	R/W	PB6 Mode
				Selects the function of pin PB06/WE3(BE3)/DQMUU/ICIOWR.
				0: PB06 input/output (port)
				1: WE3(BE3)/DQMUU/ICIOWR output (BSC)
11	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.
10	PB5MD0	0	R/W	PB5 Mode
				Selects the function of pin PB05/WE2(BE2)/DQMUL/ICIORD.
				0: PB05 input/output (port)
				1: WE2(BE2)/DQMUL/ICIORD output (BSC)
9	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.
8	PB4MD0	0	R/W	PB4 Mode
				Selects the function of pin PB04/RAS.

R

13

1. CEZB output (BSC)

Reserved

0: PB04 input/output (port) 1: RAS output (BSC)

Rev. 6.00 Jul. 15, 2009 Pag

				This bit is always read as 0. The write value shou always be 0.
4	PB2MD0	0	R/W	PB2 Mode
				Selects the function of pin PB02/CKE.
				0: PB02 input/output (port)
				1: CKE output (BSC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value shou always be 0.
2	PB1MD0	0	R/W	PB1 Mode

Reserved

always be 0.
PB0 Mode

Selects the function of pin PB01/IOIS16.

Selects the function of pin PB00/WAIT.

This bit is always read as 0. The write value shou

0: PB01 input/output (port)1: IOIS16 input (BSC)

0: PB00 input/output (port)1: WAIT input (BSC)

Rev. 6.00 Jul. 15, 2009 Page 560 of 816

PB0MD0

0

0

R

R/W

RENESAS

1

0

Bits 15 to 5 in PCIORH are reserved. These bits are always read as 0. The write value sl always be 0.

The initial values of PCIORH and PCIORL are H'0000.

Initial

#### 18.1.6 Port C Control Register H2, L1, and L2 (PCCRH2, PCCRL1, and PCCR

PCCRH2, PCCRL1, and PCCRL2 are 16-bit readable/writable registers that select the p functions for the multiplexed port C pins.

### • PCCRH2

Bit	Bit Name	Value	R/W	Description
15 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write va always be 0.
8	PC20MD0	0	R/W	PC20 Mode
				Selects the function of pin PC20/WOL.
				0: PC20 input/output (port)
				1: WOL output (EtherC)
7	_	0	R	Reserved

always be 0.

This bit is always read as 0. The write value sl

Rev. 6.00 Jul. 15, 2009 Pag

				Selects the function of pin PC18/LNKSTA.
				0: PC18 input/output (port)
				1: LNKSTA input (EtherC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value she always be 0.
2	PC17MD0	0	R/W	PC17 Mode
				Selects the function of pin PC17/MDC.
				0: PC17 input/output (port)
				1: MDC output (EtherC)
1	_	0	R	Reserved
				This bit is always read as 0. The write value sho

always be 0.

PC16 Mode

Selects the function of pin PC16/MDIO.

0: PC16 input/output (port)1: MDIO input/output (EtherC)

R/W

Rev. 6.00 Jul. 15, 2009 Page 562 of 816

PC16MD0

0

				always be 0.
12	PC14MD0	0	R/W	PC14 Mode
				Selects the function of pin PC14/COL.
				0: PC14 input/output (port)
				1: COL input (EtherC)
11		0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.
10	PC13MD0	0	R/W	PC13 Mode
				Selects the function of pin PC13/TX_CLK.
				0: PC13 input/output (port)
				1: TX_CLK input (EtherC)
9		0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.

R/W

PC12 Mode

0

R

13

8

PC12MD0

0

1. Cho iliput (Etileic)

This bit is always read as 0. The write value sho

Reserved

REJ09

Selects the function of pin PC12/TX\_EN.

0: PC12 input/output (port)1: TX\_EN output (EtherC)

				This bit is always read as 0. The write value show always be 0.
4	PC10MD0	0	R/W	PC10 Mode
				Selects the function of pin PC10/RX_CLK.
				0: PC10 input/output (port)
				1: RX_CLK input (EtherC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value shot always be 0.
2	PC9MD0	0	R/W	PC9 Mode
				Selects the function of pin PC09/RX_ER.

Reserved

always be 0.

PC8 Mode

-		

Rev. 6.00 Jul. 15, 2009 Page 564 of 816

PC8MD0

0

0

R

R/W

0: PC09 input/output (port)1: RX\_ER input (EtherC)

0: PC08 input/output (port)1: RX\_DV input (EtherC)

This bit is always read as 0. The write value shou

Selects the function of pin PC08/RX\_DV.

1

0

				01: MII_TXD2 output (EtherC)
				10: Setting prohibited
				11: CRS output (PHY)
11	PC5MD1	0	R/W	PC5 Mode
10	PC5MD0	0	R/W	Select the function of pin PC5/MII_TXD1/LINK.
				00: PC05 input/output (port)
				01: MII_TXD1 output (EtherC)
				10: Setting prohibited
				11: LINK output (PHY)
9	PC4MD1	0	R/W	PC4 Mode
8	PC4MD0	0	R/W	Select the function of pin PC4/MII_TXD0/SPEE
				00: PC04 input/output (port)
				01: MII_TXD0 output (EtherC)
				10: Setting prohibited
				11: SPEED100 output (PHY)
7	_	0	R	Reserved
				This bit is always read as 0. The write value sl always be 0.

R/W

R/W

PC6 Mode

00: PC06 input/output (port)

Select the function of pin PC6/MII\_TXD2/CRS.

13

12

PC6MD1

PC6MD0

0

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

				colocie the fallotion of pill 1 co2/mil_1 t/t22.
				0: PC02 input/output (port)
				1: MII_RXD2 input (EtherC)
3	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.
2	PC1MD0	0	R/W	PC1 Mode
				Selects the function of pin PC01/MII_RXD1.
				0: PC01 input/output (port)
				1: MII_RXD1 input (EtherC)
1	_	0	R	Reserved
				This bit is always read as 0. The write value sho always be 0.
0	PC0MD0	0	R/W	PC0 Mode
				Selects the function of pin PC00/MII_RXD0.
				0: PC00 input/output (port)
				1: MII_RXD0 input (EtherC)

Selects the function of pin PC02/MII RXD2.

# 18.1.7 Port D IO Register L (PDIORL)

PDIORL is a 16-bit readable/writable register that selects the input/output directions of the pins. Bits PD7IOR to PD0IOR correspond to pins PD7 to PD0 (the pin name abbreviation multiplexed functions are omitted). PDIORL is enabled when a port C pin functions as a input/output (PD7 to PD0), otherwise, disabled.

Rev. 6.00 Jul. 15, 2009 Page 566 of 816

REJ09B0237-0600



port B pins.

11

10

• PDCRI	2		
Bit	Bit Name	Initial Value	R/W
15	PD7MD1	0	R/W
14	PD7MD0	0	R/W
13	PD6MD1	0	R/W
12	PD6MD0	0	R/W

PD5MD1

PD5MD0

0

PD7 Mode

Select the function of pin PD7/IRQ7/SCK2.

Select the function of pin PD6/IRQ6/RxD2/DAC

Select the function of pin PD5/IRQ5/TxD2/DRE

00: PD7 input/output (port)01: IRQ7 input (INTC)

11: Setting prohibited

PD6 Mode

PD5 Mode

R/W

R/W

10: SCK2 input/output (SCIF)

00: PD6 input/output (port)01: IRQ6 input (INTC)10: RxD2 input (SCIF)11: DACK1 output (DMAC)

00: PD5 input/output (port)01: IRQ5 input (INTC)10: TxD2 output (SCIF)11: DREQ1 input (DMAC)

				00: PD3 input/output (port)
				01: IRQ3 input (INTC)
				10: RxD1 input (SCIF)
				11: DACK0 output (DMAC)
5	PD2MD1	0	R/W	PD2 Mode
4	PD2MD0	0	R/W	Select the function of pin PD2/IRQ2/TxD1/DREQ
				00: PD2 input/output (port)
				01: IRQ2 input (INTC)
				10: TxD1 output (SCIF)
				11: DREQ0 input (DMAC)
3	PD1MD1	0	R/W	PD1 Mode
2	PD1MD0	0	R/W	Select the function of pin PD1/IRQ1/TEND1.
				00: PD1 input/output (port)
				01: IRQ1 input (INTC)
				10: Setting prohibited

R/W

R/W

Rev. 6.00 Jul. 15, 2009 Page 568 of 816

PD0MD1

PD0MD0

0

0

1

0



11: TEND1 output (DMAC)

00: PD0 input/output (port)01: IRQ0 input (INTC)10: Setting prohibited11: TEND0 output (DMAC)

Select the function of pin PD0/IRQ0/TEND0.

PD0 Mode

Bits 15 to 9 in PAIORH are reserved. These bits are always read as 0. The write value si always be 0.

The initial values of PEIORH and PEIORL are H'0000.

# 18.1.10 Port E Control Register H1, H2, L1, and L2 (PECRH1, PECRH2, PECR) PECRL2)

PECRH1, PECRH2, PECRL1, and PECRL2 are 16-bit readable/writable registers that s pin functions for the multiplexed port E pins.

### • PECRH1

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
1	PE24MD1	0	R/W	PE24 Mode
0	PE24MD0	0	R/W	Select the function of pin PE24/HIFD15/C
		(When in		00: PE24 input/output (port)
		non-HIF boot mode)		01: HIFD15 input/output (HIF)
		0		10: CTS1 input (SCIF)
		-		11: D31 input/output (BSC)
		(When in HIF		
		boot mode)		

13	PE22MD1	0	R/W	PE22 Mode
12	PE22MD0	0	R/W	Select the function of pin PE22/HIFD13/C
		(When in non- HIF boot mode) 0		00: PE22 input/output (port) 01: HIFD13 input/output (HIF) 10: CTS0 input (SCIF) 11: D29 input/output (BSC)
		(When in HIF boot mode)		
11	PE21MD1	0	R/W	PE21 Mode
10	PE21MD0	0	R/W	Select the function of pin PE21/HIFD12/R
		(When in non- HIF boot mode)		00: PE21 input/output (port)
				01: HIFD12 input/output (HIF)
				10: RTS0 output (SCIF)

boot mode)

Rev. 6.00 Jul. 15, 2009 Page 570 of 816

0

1

(When in HIF boot mode)

RENESAS

11: D28 input/output (BSC)

	6	PE19MD0	0 (When in non-HIF boot mode) 0 1 (When in HIF boot mode)	R/W	Select the function of pin PE19/HIFD10/Rx 00: PE19 input/output (port) 01: HIFD10 input/output (HIF) 10: RxD1 output (SCIF) 11: D26 input/output (BSC)
	5	PE18MD1	0	R/W	PE18 Mode
	4	PE18MD0	0 (When in non-HIF boot mode) 0 1 (When in HIF boot mode)	R/W	Select the function of pin PE18/HIFD09/Tx 00: PE18 input/output (port) 01: HIFD09 input/output (HIF) 10: TxD1 output (SCIF) 11: D25 input/output (BSC)
•	3	PE17MD1	0	R/W	PE17 Mode
	2	PE17MD0	0 (When in non-HIF boot mode) 0 1 (When in HIF boot mode)	R/W	Select the function of pin PE17/HIFD08/S0 00: PE17 input/output (port) 01: HIFD08 input/output (HIF) 10: SCK0 input/output (SCIF) 11: D24 input/output (BSC)

R/W PE19 Mode

PE19MD1



Rev. 6.00 Jul. 15, 2009 Pag

### PECRL1

Bit	Bit Name	Initial Value	R/W	Description
15	PE15MD1	0	R/W	PE15 Mode
14	PE15MD0	0	R/W	Select the function of pin PE15/HIFD06/Tx
		(When in non-HIF boot mode) 0		00: PE15 input/output (port)
				01: HIFD06 input/output (HIF)
				10: TxD0 output (SCIF)
				11: D22 input/output (BSC)
		(When in HIF boot mode)		
13	PE14MD1	0	R/W	PE14 Mode
12	PE14MD0	0	R/W	Select the function of pin PE14/HIFD05/D2
		(When in non- HIF boot mode) 0		00: PE14 input/output (port)
				01: HIFD05 input/output (HIF)
				10: Setting prohibited
				11: D21 input/output (BSC)
		(When in HIF boot mode)		

-		-		
8	PE12MD0	0 (When in non-HIF boot mode) 0 1 (When in HIF boot mode)	R/W	Select the function of pin PE12/HIFD03/D-00: PE12 input/output (port) 01: HIFD03 input/output (HIF) 10: Setting prohibited 11: D19 input/output (BSC)
7	PE11MD1	0	R/W	PE11 Mode
6	PE11MD0	0 (When in non-HIF boot mode) 0 1 (When in HIF boot mode)	R/W	Select the function of pin PE11/HIFD02/D- 00: PE11 input/output (port) 01: HIFD02 input/output (HIF) 10: Setting prohibited 11: D18 input/output (BSC)
5	PE10MD1	0	R/W	PE10 Mode
4	PE10MD0	0 (When in non-HIF boot mode) 0 1 (When in HIF boot mode)	R/W	Select the function of pin PE10/HIFD01/D- 00: PE10 input/output (port) 01: HIFD01 input/output (HIF) 10: Setting prohibited 11: D17 input/output (BSC)

R/W PE12 Mode

PE12MD1

Rev. 6.00 Jul. 15, 2009 Pag

1	_	0	R	Reserved		
				This bit is always read as 0. The write valualways be 0.		
0	PE8MD0	0	R/W	PE8 Mode		
		(When in non- HIF boot mode)		Selects the function of pin PE08/HIFCS.  0: PE08 input/output (port)  1: HIFCS input (HIF)		
		(When in HIF boot mode)				
• PECRL2						

R/W

R/W

R

(When in Hi boot mode)

Rev. 6.00 Jul. 15, 2009 Page 574 of 816

REJ09B0237-0600

**Bit Name** 

PE7MD0

**Initial Value** 

0

0

1

(When in

mode)

non-HIF boot

Bit

15

14

1: HIFRS input (HIF)

0: PE07 input/output (port)

This bit is always read as 0. The write value

Selects the function of pin PE07/HIFRS.

Description

always be 0.
PE7 Mode

Reserved

		(When in non-HIF boot mode) 1 (When in HIF boot mode)		Selects the function of pin PE05/HIFRD.  0: PE05 input/output (port)  1: HIFRD input (HIF)
9	PE4MD1	0	R/W	PE4 Mode
8	PE4MD0	0	R/W	Select the function of pin PE04/HIFINT/T
		(When in		00: PE04 input/output (port)
		non-HIF boot mode) 0		01: HIFINT input (HIF)
				10: TXD_SIO0 output (SIOF)
		1		11: Setting prohibited
		(When in HIF boot mode)		
7	_	0	R	Reserved

R

R/W

Reserved

always be 0.

PE5 Mode

This bit is always read as 0. The write va

This bit is always read as 0. The write va

11

10

PE5MD0

0

always be 0.

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

		0 1 (When in HIF boot mode)		10: RXD_SIO0 input (SIOF) 11: Setting prohibited
3	PE1MD0	0	R/W	PE1 Mode
2	PE1MD0	0 (When in	R/W	Select the function of pin PE01/HIFRDY/SIOMCLK0.
		non-HIF boot		00: PE01 input/output (port)
		mode)		01: HIFRDY output (HIF)
		0		10: SIOMCLK0 input (SIOF)
		1		11: Setting prohibited
		(When in HIF boot mode)		
1	PE0MD1	0	R/W	PE0 Mode
0	PE0MD0	0	R/W	Select the function of pin PE00/HIFEBL/Se
		(When in		00: PE00 input/output (port)
		non-HIF boot mode)		01: HIFEBL input (HIF)
		o		10: SCK_SIO0 input/output (SIOF)
		1		11: Setting prohibited
		(When in HIF		

boot mode)

PD2 input/output (port)	IRQ2 input (INTC)	TxD1 output (SCIF)	DREQ0 input (
PD4 input/output (port)	IRQ4 input (INTC)	SCK1 input/output (SCIF)	DACK0 output
PD5 input/output (port)	IRQ5 input (INTC)	TxD2 input/output (SCIF)	DREQ1 input (

(Related Module)

(Related Mod

(Related Module)

#### 18.2.2 **Details of Restriction**

(Related Module)

For the logical specs of the output functions of the pins listed in the above table (i.e. log the value of the data register), when the data register of the pins is set to '1', the output o will be FIXED to '1' (= High). For the initial value of that data register is '0', it DOES N any problems in the use of NOT writing any data at all after power-on-reset. In addition output is fixed to '1' (= High) in the use of writing '1' to the data register, it must be safe sets that have already worked without any problems UNLESS change the value of PFC, input functions do work safety even in the function 1.

Rev. 6.00 Jul. 15, 2009 Page 578 of 816 REJ09B0237-0600

RENESAS




Figure 19.1 Port A

#### 19.1.1 Register Description

Port A is a 10-bit I/O port that has a following register. For details on the address of this and the states of this register in each processing state, see section 24, List of Registers.

• Port A data register H (PADRH)

#### 19.1.2 Port A Data Register H (PADRH)

PADRH is a 16-bit readable/writable register which stores data for port A. Bits PA25DI PA16DR correspond to pins PA25 to PA16. (Description of multiplexed functions is on



Rev. 6.00 Jul. 15, 2009 Pag REJ09

These bits are always read as 0. The write value always be 0.

See table 19.1

9	PA25DR	0	R/W	See table 19.1.
8	PA24DR	0	R/W	•
7	PA23DR	0	R/W	•
6	PA22DR	0	R/W	•
5	PA21DR	0	R/W	•
4	PA20DR	0	R/W	•
3	PA19DR	0	R/W	
2	PA18DR	0	R/W	•
1	PA17DR	0	R/W	•
0	PA16DR	0	R/W	•

### Table 19.1 Port A Data Register H (PADRH) Read/Write Operation

• Bits 9 to 0 in PADRH

Pin Function	PAIORH	Read	Write	
General input	0	Pin state	Data can be written to PADRH but no e the pin state.	
General output	1	PADRH value	Written value is output from the pin.	
Other functions	*	PADRH value	Data can be written to PADRH but no the pin state.	




Figure 19.2 Port B

#### 19.2.1 Register Description

Port B is a 14-bit I/O port that has a following register. For details on the address of this and the states of this register in each processing state, see section 24, List of Registers.

• Port B data register L (PBDRL)

#### 19.2.2 Port B Data Register L (PBDRL)

PBDRL is a 16-bit readable/writable register which stores data for port B. Bits PB13DR PB0DR correspond to pins PB13 to PB00. (Description of multiplexed functions is omit

When the pin function is general output port, if the value is written to PBDRL, the value from the pin; if PBDRL is read, the value written to the register is directly read regardle pin state.



Rev. 6.00 Jul. 15, 2009 Pag REJ09

11	PB11DR	0	R/W
10	PB10DR	0	R/W
9	PB9DR	0	R/W
8	PB8DR	0	R/W
7	PB7DR	0	R/W
6	PB6DR	0	R/W
5	PB5DR	0	R/W
4	PB4DR	0	R/W
3	PB3DR	0	R/W
2	PB2DR	0	R/W
1	PB1DR	0	R/W
0	PR0DR	0	R/W

**PBIORL** 

### Table 19.2 Port B Data Register L (PBDRL) Read/Write Operation

Read

• Bits 13 to 0 in PBDRL

**Pin Function** 

General input	0	Pin state	Data can be written to PBDRL but no et the pin state.
General output	1	PBDRL value	Written value is output from the pin.
Other functions	*	PBDRL value	Data can be written to PBDRL but no et the pin state.

Write

Rev. 6.00 Jul. 15, 2009 Page 582 of 816






Figure 19.3 Port C

PC20DR to PC0DR correspond to pins PC20 to PC00. (Description of multiplexed functionitted.)

When the pin function is general output port, if the value is written to PCDRH or PCDRI value is output from the pin; if PCDRH or PCDRL is read, the value written to the registed directly read regardless of the pin state.

When the pin function is general input port, not the value of register but pin state is direc PCDRH or PCDRL is read. Data can be written to PCDRH or PCDRL but no effect on the state. Table 19.3 shows the reading/writing function of the port C data registers H and L.

#### PCDRH

Bit	Bit Name	Initial Value	R/W	Description
15 to 5	_	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0. $ \\$
4	PC20DR	0	R/W	See table 19.3.
3	PC19DR	0	R/W	
2	PC18DR	0	R/W	
1	PC17DR	0	R/W	
0	PC16DR	0	R/W	

9	PC9DR	0	R/W
8	PC8DR	0	R/W
7	PC7DR	0	R/W
6	PC6DR	0	R/W
5	PC5DR	0	R/W
4	PC4DR	0	R/W
3	PC3DR	0	R/W
2	PC2DR	0	R/W
1	PC1DR	0	R/W
0	PC0DR	0	R/W

**Pin Function** 

## • Bits 4 to 0 in PCDRH and Bits 15 to 0 in PCDRL

Read

**PBIORL** 

General input	0	Pin state	Data can be written to PCDRH or PCI effect on the pin state.
General output	1	PCDRH or PCDRL value	Written value is output from the pin.
Other functions	*	PCDRH or	Data can be written to PCDRH or PCI

Table 19.3 Port C Data Registers H and L (PCDRH and PCDRL) Read/Write Op

Write




Figure 19.4 Port D

#### 19.4.1 Register Description

Port D is an 8-bit I/O port that has a following register. For details on the address of this and the states of this register in each processing state, see section 24, List of Registers.

• Port D data register L (PDDRL)

#### 19.4.2 Port D Data Register L (PDDRL)

PDDRL is a 16-bit readable/writable register which stores data for port D. Bits PD7DR to correspond to pins PD7 to PD0. (Description of multiplexed functions is omitted.)

When the pin function is general output port, if the value is written to PDDRL, the value from the pin; if PDDRL is read, the value written to the register is directly read regardles pin state.

When the pin function is general input port, not the value of register but pin state is direc PDDRL is read. Data can be written to PDDRL but no effect on the pin state. Table 19.4 the reading/writing function of the port D data register L.

Rev. 6.00 Jul. 15, 2009 Page 586 of 816

REJ09B0237-0600



PD2DR	0	R/W
PD1DR	0	R/W
PD0DR	0	R/W

### $Table\ 19.4\quad Port\ D\ Data\ Register\ L\ (PDDRL)\ Read/Write\ Operation$

• Bits 7 to 0 in PDDRL

Pin Function	PBIORL	Read	Write
General input	0	Pin state	Data can be written to PDDRL but no the pin state.
General output	1	PDDRL value	Written value is output from the pin.
Other functions	*	PDDRL value	Data can be written to PDDRL but no the pin state.




Figure 19.5 Port E



r EDKII and r EDKL are 10-bit readable/wittable registers that store data for port E. Dit to PEODR correspond to pins PE24 to PE00. (Description of multiplexed functions is or

When the pin function is general output port, if the value is written to PEDRH or PEDR value is output from the pin; if PEDRH or PEDRL is read, the value written to the regis directly read regardless of the pin state.

When the pin function is general input port, not the value of register but pin state is dire PEDRH or PEDRL is read. Data can be written to PEDRH or PEDRL but no effect on t state. Table 19.5 shows the reading/writing function of the port E data registers H and L

#### **PEDRH**

0

PE16DR

0

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 9	9 —	All 0	R	Reserved
				These bits are always read as 0. The write value always be 0.
8	PE24DR	0	R/W	See table 19.5.
7	PE23DR	0	R/W	_
6	PE22DR	0	R/W	_
5	PE21DR	0	R/W	_
4	PE20DR	0	R/W	_
3	PE19DR	0	R/W	_
2	PE18DR	0	R/W	_
1	PE17DR	0	R/W	_

R/W

9	PE9DR	0	R/W
8	PE8DR	0	R/W
7	PE7DR	0	R/W
6	PE6DR	0	R/W
5	PE5DR	0	R/W
4	PE4DR	0	R/W
3	PE3DR	0	R/W
2	PE2DR	0	R/W
1	PE1DR	0	R/W
0	PE0DR	0	R/W

## Table 19.5 Port E Data Registers H, L (PEDRH, PEDRL) Read/Write Operation

 $\bullet \quad \mbox{Bits 8 to 0 in PEDRH and Bits 15 to 0 in PEDRL}$ 

Read

**PBIORL** 

General input	0	Pin state	Data can be written to PEDRH or PEDF effect on the pin state.
General output	1	PEDRH or PEDRL value	Written value is output from the pin.
Other functions	*	PEDRH or PEDRL value	Data can be written to PEDRH or PEDF effect on the pin state.

Write

**Pin Function** 



ASEMID, TESTMID, EATAL, ATAL, TXP, TXM, KXP, KXM, EAKEST, AND TSTDU weak keeper is a circuit, always operating while the power is on, that fixes the input to low or high when the pins are not driven from outside. Notes on processing the in are as follows:

— When using pins having the weak keeper circuit as input pins and driving these p certain level from outside, adjust the resistance of pull-up/pull-down resistors to weak keeper circuit keep the intended levels. (2 k $\Omega$  and 8 k $\Omega$  are recommended respectively.) The larger the resistance is, the longer the transition time is. In add large resistance may fail to let the weak keeper circuit to keep the intended levels Therefore, when the resistors adjusted comparatively large are used, ensure that

— While using the pins having the weak keeper circuit as input pins, if their levels of matter, there is no need to deal with pins from outside. — MD5, MD3, MD2, MD1, MD0, ASEMD, and TESTMD.

transition does not delay in the system.

Drive these to intended levels from outside. Since the weak keeper circuit is not those pins, comparatively large resistance in pull-up/pull-down resistors can be u — EXTAL, and XTAL

- See section 8.6, Notes on Board Design in section 8, Clock Pulse Generator (CPC) 3. Since the HIFMD pin is not initially set to function as a general port pin, it must be or down externally to fix its state. 4. When using a multiplexed pin with a function not selected with its initial value (for
- using the PB12/ $\overline{\text{CS3}}$  pin, the initial function of which is PB12, as the  $\overline{\text{CS3}}$  pin), the p pulled up or down externally at least after a reset until its pin function is selected by
  - to fix its state.



RENESAS

Rev. 6.00 Jul. 15, 2009 Page 592 of 816 REJ09B0237-0600

RENESAS

The UBC has the following features:

- The following break comparison conditions can be set.
- Number of break channels: two channels (channels A and B)

User break can be requested as either the independent or sequential condition on cha and B (sequential break: when channel A and channel B match with break condition

- different bus cycles in that order, a break condition is satisfied).
- Address (Compares addresses 32 bits):
  - Comparison bits are maskable in 1-bit units; user can mask addresses at lower 12
    - page), lower 10 bits (1-k page), or any size of page, etc. One of the two address buses (L-bus address (LAB) and I-bus address (IAB)) can
    - selected.
  - One of the two data buses (logic data bus (LDB) and internal data bus (IDB)) can selected.

— Data (only on channel B, 32-bit maskable)

- Bus cycle: Instruction fetch or data access
- Read/write
- Operand size: Byte, word, or longword
- User break interrupt is generated upon satisfying break conditions. A user-designed condition interrupt exception processing routine can be run.
- In an instruction fetch cycle, it can be selected that a break is set before or after an ir is executed.
- Maximum repeat times for the break condition (only for channel B):  $2^{12} 1$  times.
- Four pairs of branch source/destination buffers.






Figure 20.1 Block Diagram of UBC

Rev. 6.00 Jul. 15, 2009 Page 594 of 816

REJ09B0237-0600

- Break bus cycle register B (BBRB)
  - Break data register B (BDRB)
  - Break data mask register B (BDMRB)
  - Break control register (BRCR)
  - Execution times break register (BETR)
    - Branch source register (BRSR)
    - Branch destination register (BRDR)

### 20.2.1 Break Address Register A (BARA)

BARA is a 32-bit readable/writable register. BARA specifies the address used for a breacondition in channel A.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAA31 to	All 0	R/W	Break Address A
	BAA 0			Store the address on the LAB or IAB specifyin conditions of channel A.

the break condition

 Break address bit BAAn of channel A is mass is not included in the break condition

Note: n = 31 to 0

#### 20.2.3 Break Bus Cycle Register A (BBRA)

Break bus cycle register A (BBRA) is a 16-bit readable/writable register, which specifies cycle or I bus cycle, (2) instruction fetch or data access, (3) read or write, and (4) operand the break conditions of channel A.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write value salways be 0.
7	CDA1	0	R/W	L Bus Cycle/I Bus Cycle Select A
6	CDA0	0	R/W	Select the L bus cycle or I bus cycle as the bus cychannel A break condition.
				00: Condition comparison is not performed
				01: The break condition is the L bus cycle
				10: The break condition is the I bus cycle
				11: The break condition is the L bus cycle

RWA1	0	R/W	Read/Write Select A
RWA0	0	R/W	Select the read cycle or write cycle as the bus cycchannel A break condition.
			00: Condition comparison is not performed
			01: The break condition is the read cycle
			10: The break condition is the write cycle
			11: The break condition is the read cycle or write
SZA1	0	R/W	Operand Size Select A
SZA0	0	R/W	Select the operand size of the bus cycle for the cheak condition.
			00: The break condition does not include operand
			01: The break condition is byte access
			10: The break condition is word access

#### 20.2.4 Break Address Register B (BARB)

2

0

Bit

31 to 0

Bit Name Value

BAB31 to All 0

BAB 0

BARB is a 32-bit readable/writable register. BARB specifies the address used for a brea condition in channel B. Initial

Description

Break Address B

condition in channel B.

11: The break condition is longword access

Store an address of LAB or IAB which specifies a

Rev. 6.00 Jul. 15, 2009 Pag

REJ09



R/W

R/W



break condition

 Break address BABn of channel B is masked included in the break condition

Note: n = 31 to 0

#### 20.2.6 Break Data Register B (BDRB)

**Bit Name** 

BDB31 to

Initial

Value

All 0

R/W

R/W

BDRB is a 32-bit readable/writable register. BDBR selects data used for a break condition channel B.

	BDB 0	BDB 0	Store data which specifies a break condition in channel B.
		BDRB specifies the break data on LDB or IDB.	
	Notes: 1.	Specify an operated size whe	n including the value of the data bus in the break

condition.

2. When the byte size is selected as a break condition, the same byte must be

When the byte size is selected as a break condition, the same byte must be set 15 to 8 and 7 to 0 in BDRB as the break data.

**Description** 

Break Data Bit B

Bit

31 to 0

- break condition
  - Break data BDBn of channel B is masked a included in the break condition
  - Note: n = 31 to 0

Notes: 1. Specify an operated size when including the value of the data bus in the brea condition.

2. When the byte size is selected as a break condition, the same data must be s 15 to 8 and 7 to 0 in BDRB as the break mask data.

#### 20.2.8 Break Bus Cycle Register B (BBRB)

Break bus cycle register B (BBRB) is a 16-bit readable/writable register, which specifie cycle or I bus cycle, (2) instruction fetch or data access, (3) read or write, and (4) operar the break conditions of channel B.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. The write va always be 0.

IDB0	0	R/W	Select the instruction fetch cycle or data access cycles cycle of the channel B break condition.
			00: Condition comparison is not performed
			01: The break condition is the instruction fetch cycle
			10: The break condition is the data access cycle
			<ol> <li>The break condition is the instruction fetch cyc access cycle</li> </ol>
RWB1	0	R/W	Read/Write Select B
RWB0	0	R/W	Select the read cycle or write cycle as the bus cycle channel B break condition.
			00: Condition comparison is not performed
			01: The break condition is the read cycle
			10: The break condition is the write cycle
			11: The break condition is the read cycle or write c
SZB1	0	R/W	Operand Size Select B
SZB0	0	R/W	Select the operand size of the bus cycle for the chabreak condition.
			00: The break condition does not include operand

Rev. 6.00 Jul. 15, 2009 Page 600 of 816

REJ09B0237-0600

4



01: The break condition is byte access 10: The break condition is word access 11: The break condition is longword access Enable PC trace.

Bit

14

The break control register (BRCR) is a 32-bit readable/writable register that has break c match flags and bits for setting a variety of break conditions.

Description

L Bus Cycle Condition Match Flag B

When the L bus cycle condition in the break corfor channel B is satisfied, this flag is set to 1 (not to 0). In order to clear this flag, write 0 into this 0: The L bus cycle condition for channel B does 1: The L bus cycle condition for channel B mate

R/W

R/W

Initial

Bit Name Value

SCMFCB 0

31 to 16	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
15	SCMFCA	0	R/W	L Bus Cycle Condition Match Flag A
				When the L bus cycle condition in the break corfor channel A is satisfied, this flag is set to 1 (not 0). In order to clear this flag, write 0 into this
				0: The L bus cycle condition for channel A does
				1: The L bus cycle condition for channel A matc

				0: The I bus cycle condition for channel B does n
				1: The I bus cycle condition for channel B matche
11	PCTE	0	R/W	PC Trace Enable
				0: Disables PC trace
				1: Enables PC trace
10	PCBA	0	R/W	PC Break Select A
				Selects the break timing of the instruction fetch c channel A as before or after instruction execution
				PC break of channel A is set before instruction execution

Reserved

always be 0.

Data Break Enable B

channel B

to 0). In order to clear this flag, write 0 into this bi

1: PC break of channel A is set after instruction

These bits are always read as 0. The write value

Selects whether or not the data bus condition is i

0: No data bus condition is included in the condi

in the break condition of channel B.

1	: The data bus condition is included in the cond channel B

All 0

0

**DBEB** 

R

R/W

Rev. 6.00 Jul. 15, 2009 Page 602 of 816

9, 8

7

				0: Channels A and B are compared under indeconditions
				<ol> <li>Channels A and B are compared under sequence conditions (channel A, then channel B)</li> </ol>
2, 1	_	All 0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
0	ETBE	0	R/W	Number of Execution Times Break Enable
				Enables the execution-times break condition on channel B. If this bit is 1 (break enable), a user issued when the number of break conditions mathe number of execution times that is specified by
				0: The execution-times break condition is disab

R/W

**SEQ** 

Sequence Condition Select

Selects two conditions of channels A and B as

1: The execution-times break condition is enab

independent or sequential conditions.

RENESAS

channel B

channel B

Rev. 6.00 Jul. 15, 2009 Pag

				These bits are always read as 0. The write value always be 0.
11 to 0	BET11 to BET0	All 0	R/W	Number of Execution Times

### 20.2.11 Branch Source Register (BRSR)

BRSR is a 32-bit read-only register. BRSR stores bits 27 to 0 in the address of the branch instruction. BRSR has the flag bit that is set to 1 when a branch occurs. This flag bit is clewhen BRSR is read, the setting to enable PC trace is made, or BRSR is initialized by a poreset. Other bits are not initialized by a power-on reset. The four BRSR registers have a structure and a stored register is shifted at every branch.

Bit	Bit Name	Initial Value	R/W	Description
31	SVF	0	R	BRSR Valid Flag
				Indicates whether or not the branch source ad stored. When a branch is made, this flag is set. This flag is cleared to 0 by one of the followin conditions: when this flag is read from this reg when PC trace is enabled, and when a power is generated.
				0: The value of BRSR register is invalid
				1: The value of BRSR register is valid

RENESAS

BRDR is a 32-bit read-only register. BRDR stores bits 27 to 0 in the address of the bran destination instruction. BRDR has the flag bit that is set to 1 when a branch occurs. This cleared to 0 when BRDR is read, the setting to enable PC trace is made, or BRDR is init a power-on reset. Other bits are not initialized by a power-on reset. The four BRDR regi

a queue structure and a stored register is shifted at every branch.

_		_		· · · · · · · · · · · · · · · · · · ·
Bit	Bit Name	Initial Value	R/W	Description
31	DVF	0	R	BRDR Valid Flag
				Indicates whether or not the branch source a stored. When a branch is made, this flag is so This flag is cleared to 0 by one of the followin conditions: when this flag is read from this rewhen PC trace is enabled, and when a powe is generated.
				0: The value of BRDR register is invalid
				1: The value of BRDR register is valid
30 to 28	_	All 0	R	Reserved
				These bits are always read as 0. The write vashould always be 0.
27 to 0	BDA27 to	Undefined	R	Branch Destination Address
	BDA0	A0		Store bits 27 to 0 of the branch destination ac

DDRD). There are three control off combinations in both DDRA and DDRD, bits to se bus cycle or I-bus cycle, bits to select instruction fetch or data access, and bits to select write. No user break will be generated if one of these combinations is set to B'00. The

respective conditions are set in the bits of the break control register (BRCR). Make su all registers related to breaks before setting BBRA/BBRB. 2. When the break conditions are satisfied, the UBC sends a user break request to the CI sets the L bus condition match flag (SCMFCA or SCMFCB) and the I bus condition is

- flag (SCMFDA or SCMFDB) for the appropriate channel. 3. The appropriate condition match flags (SCMFCA, SCMFDA, SCMFCB, and SCMFI be used to check if the set conditions match or not. The matching of the conditions se
  - Reset the flags by writing 0 before they are used again. 4. There is a chance that the data access break and its following instruction fetch break of around the same time, there will be only one break request to the CPU, but these two channel match flags could be both set.

Rev. 6.00 Jul. 15, 2009 Page 606 of 816



RENESAS

REJ09B0237-0600

this feature cannot be used on instructions fetched by overrun (instructions fetched a or during an interrupt transition, but not to be executed). When this kind of break is delay slot of a delayed branch instruction, the break is generated immediately before execution of the instruction that first accepts the break. Meanwhile, a break before the execution of the instruction in a delay slot and a break after the execution of the SLF instruction are also prohibited.

- 3. When a break after execution is selected, the instruction that matches the break cond executed and then the break is generated prior to the execution of the next instruction a break before execution, this cannot be used with overrun fetch instructions. When of break is set for a delayed branch instruction, a break is not generated until the firs instruction at which breaks are accepted. 4. When an instruction fetch cycle is set for channel B, the break data register B (BDR)
- 20.3.3

## **Break on Data Access Cycle**

Byte

The bus cycles in which L bus data access breaks occur are from instructions.

ignored. There is thus no need to set break data for the break of the instruction fetch

The relationship between the data access cycle address and the comparison condition operand size is listed in table 20.1.

# Table 20.1 Data Access Cycle Addresses and Operand Size Comparison Conditio

Access Size	Address Compared
Longword	Compares break address register bits 31 to 2 to address bus bits
Word	Compares break address register bits 31 to 1 to address bus bits

Compares break address register bits 31 to 0 to address bus bits

byte data for this case, set the same data in two bytes at bits 15 to 8 and bits 7 to 0 of data register B (BDRB) and break data mask register B (BDMRB). When word or by bits 31 to 16 of BDRB and BDMRB are ignored.

By setting the SEQ bit in BRCR to 1, the sequential break is issued when a channel B

#### 20.3.4 **Sequential Break**

- condition matches after a channel A break condition matches. A user break is not gen even if a channel B break condition matches before a channel A break condition match When channels A and B break conditions match at the same time, the sequential break issued. To clear the channel A condition match when a channel A condition match ha occurred but a channel B condition match has not yet occurred in a sequential break specification, clear the SEQ bit in BRCR to 0.
- In sequential break specification, the L- or I-bus can be selected and the execution tin condition can be also specified. For example, when the execution times break condition specified, the break is generated when a channel B condition matches with BETR = F after a channel A condition has matched.

#### 20.3.5 Value of Saved Program Counter (PC)

When a break occurs, PC is saved onto the stack. The PC value saved is as follows depen the type of break.

When a break before execution is selected:

The value of the program counter (PC) saved is the address of the instruction that mat break condition. The fetched instruction is not executed, and a break occurs before it.



when break processing started. When a data value is added to the break conditions, t will occur before the execution of an instruction that is within two instructions of the instruction that matched the break condition. Therefore, where the break will occur specified exactly.

#### 20.3.6 **PC Trace**

- Setting PCTE in BRCR to 1 enables PC traces. When branch (branch instruction, an interrupt) is generated, the branch source address and branch destination address are BRSR and BRDR, respectively.
- The branch source address has different values due to the kind of branch.
  - Branch instruction

The branch instruction address.

Interrupt and exception

The address of the instruction in which the interrupt or exception was accepted.

The start address of the interrupt or exception handling routine is stored in BRDI

PCTE bit (in BRCR) off and on, the values in the queues are invalid.

address is equal to the return address saved onto the stack.

The TRAPA instruction belongs to interrupt and exception above.

 BRSR and BRDR have four pairs of queue structures. The top of queues is read first address stored in the PC trace register is read. BRSR and BRDR share the read point BRSR and BRDR in order, the queue only shifts after BRDR is read. After switching

Address: H'00000404, Address mask: H'00000000 Bus cycle: L bus/instruction fetch (after instruction execution)/read (operand size included in the condition)

— Channel B

Address: H'00008010, Address mask: H'00000006 Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read (operand size

included in the condition) A user break occurs after an instruction of address H'00000404 is executed or before instructions of addresses H'00008010 to H'00008016 are executed.

Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'0056, BARB = H'000372 BAMRB = H'00000000, BBRB = H'0056, BDRB = H'00000000, BDMRB = H'0000

BRCR = H'000000008

Specified conditions: Channel A/channel B sequential mode — Channel A

Address: H'00037226, Address mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read/word

— Channel B

H'0003722E is executed.

Address: H'0003722E, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000 Bus cycle: L bus/instruction fetch (before instruction execution)/read/word After address H'00037226 is executed, a user break occurs before an instruction of ad

RENESAS

Address: H'00031415, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read (operand si included in the condition)

On channel A, no user break occurs since instruction fetch is not a write cycle. On channel A, no user break occurs since instruction fetch is performed for an even address.

• Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'005A, BARB = H'00037 BAMRB = H'00000000, BBRB = H'0056, BDRB = H'000000000, BDMRB = H'0000

BRCR = H'000000008

Specified conditions: Channel A/channel B sequential mode

- Channel A

Address: H'00037226, Address mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/write/word

- Channel B

Address: H'0003722E, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read/word Since instruction fetch is not a write cycle on channel A, a sequential condition does

match. Therefore, no user break occurs.

Address: H'00001000, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read/longword The number of execution-times break enable (5 times)

On channel A, a user break occurs before an instruction of address H'00000500 is exe

On channel B, a user break occurs after the instruction of address H'00001000 are exe four times and before the fifth time.

### Register specifications

BARA = H'00008404, BAMRA = H'00000FFF, BBRA = H'0054, BARB = H'000080 BAMRB = H'00000006, BBRB = H'0054, BDRB = H'00000000, BDMRB = H'0000 BRCR = H'00000400

Specified conditions: Channel A/channel B independent mode

— Channel A

Address: H'00008404, Address mask: H'00000FFF

Bus cycle: L bus/instruction fetch (after instruction execution)/read (operand size included in the condition)

— Channel B

REJ09B0237-0600

Address: H'00008010, Address mask: H'00000006

Data: H'00000000, Data mask: H'00000000

Bus cycle: L bus/instruction fetch (before instruction execution)/read (operand siz included in the condition)

A user break occurs after an instruction of addresses H'00008000 to H'00008FFE is e or before an instruction of addresses H'00008010 to H'00008016 is executed.

Rev. 6.00 Jul. 15, 2009 Page 612 of 816



— Channel B Address: H'000ABCDE, Address mask: H'000000FF

Data: H'0000A512, Data mask: H'00000000

Bus cycle: L bus/data access/write/word

from address H'00123456, or byte read from address H'00123456. On channel B, a u occurs when word H'A512 is written in addresses H'000ABC00 to H'000ABCFE.

On channel A, a user break occurs with longword read from address H'00123454, w

# **Break Condition Specified for I Bus Data Access Cycle:**

Register specifications:

BARA = H'00314156, BAMRA = H'00000000, BBRA = H'0094, BARB = H'00055 BAMRB = H'000000000, BBRB = H'00A9, BDRB = H'00007878, BDMRB = H'0000788, BDMRB = H'00000788, BDMRB = H'00000788, BDMRB = H'0000788, BDMRB = H'00000788, BDMRB = H'00000788,

BRCR = H'00000080

Specified conditions: Channel A/channel B independent mode

- Channel A

Address: H'00314156, Address mask: H'00000000, ASID = H'80

Bus cycle: I bus/instruction fetch/read (operand size is not included in the condit

- Channel B

Address: H'00055555, Address mask: H'00000000, ASID = H'70

Data: H'00000078, Data mask: H'0000000F

Bus cycle: I bus/data access/write/byte

On channel A, a user break occurs when instruction fetch is performed for address H

in the memory space.

On channel B, a user break occurs when the I bus writes byte data H'7\* in address H'00055555.

- set.

  4. When user breaks and other exceptions occur by the same instruction, they are handle
- according to the priority listed in table 5.1 of section 5, Exception Handling. When ar exception with a higher priority is generated, no user break occurs.
  - exceptions.
    When a break after the execution of an instruction or a data access break occurs simultaneously with a re-execution-type exception with a higher priority (including the context of the co

— A break before the execution of an instruction is accepted with a priority over other

- simultaneously with a re-execution-type exception with a higher priority (including before the execution of an instruction), the re-execution-type exception is accepted condition match flag is not set (however, there is an exception as explained in 5. of 20.3.8, Notes). When the exception source of the re-execution type is cleared by explained in 5. of 20.3.8, Notes).
  - again and the flag is set.
    When a break after the execution of an instruction or a data access break occurs simultaneously with a completion-type exception with a higher priority (TRAPA)

When a break after the execution of an instruction or a data access break occurs durin execution of the instruction in which a CPU address error is generated by data access.

RTE instruction, the break does not occur before executing the branch destination of

handling and the same instruction is executed again and completed, the break is go

- occurs but the condition match flag is set.

  5. Note on exception of 4. of section 20.3.8, Notes
- address error has a priority over the break and occurs before the break. The condition
- 6. Note when a break occurs in the delay slot

flag is also set at this time.

- When a break before the avecution of an
- When a break before the execution of an instruction is set to the delay slot instruction
- instruction.7. User breaks are disabled during USB module standby mode. Do not read from or writ UBC registers during USB module standby mode; the values are not guaranteed.
- Rev. 6.00 Jul. 15, 2009 Page 614 of 816



Standard 1149.1 and IEEE Standard Test Access Port and Boundary-Scan Architecture) specifications.

The H-UDI in this LSI supports a boundary scan function, and is also used for emulator connection.

When using an emulator, H-UDI functions should not be used. Refer to the emulator mathe method of connecting the emulator.

Figure 21.1 shows a block diagram of the H-UDI.




Figure 21.1 Block Diagram of H-UDI



Rev. 6.00 Jul. 15, 2009 Pag

TMS	Input	Mode Select Input Pin
		The state of the TAP control circuit is determined by ch this signal in synchronization with TCK. The protocol co to the JTAG standard (IEEE Std.1149.1).
TRST	Input	Reset Input Pin
		Input is accepted asynchronously with respect to TCK, when low, the H-UDI is reset. TRST must be low for the period when the power is turned on regardless of using UDI function. This is different from the JTAG standard.
		For details on resets, see section 21.4.2, Reset Configu
TDI	Input	Serial Data Input Pin
		Data transfer to the H-UDI is executed by changing this synchronization with TCK.
TDO	Output	Serial Data Output Pin
		Data read from the H-UDI is executed by reading this p synchronization with TCK. The data output timing depe the command type set in SDIR. For details, see section Instruction Register (SDIR).
ASEMD	Input	ASE Mode Select Pin
		When a low level is input to the $\overline{\text{ASEMD}}$ pin, ASE mode

assertion period.

Rev. 6.00 Jul. 15, 2009 Page 616 of 816



entered; if a high level is input, normal mode is entered mode, the emulator functions can be used. The input le the  $\overline{\mathsf{ASEMD}}$  pin should be held except during the  $\overline{\mathsf{RES}}$ 

## 21.3.1 Bypass Register (SDBPR)

SDBPR is a 1-bit register that cannot be accessed by the CPU. When SDIR is set to the mode, SDBPR is connected between H-UDI pins (TDI and TDO). The initial value is un

## 21.3.2 Instruction Register (SDIR)

SDIR is a 16-bit read-only register. This register is in JTAG IDCODE in its initial state. initialized by TRST assertion or in the TAP test-logic-reset state, and can be written to be UDI irrespective of the CPU mode. Operation is not guaranteed if a reserved command this register.

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	TI7 to TI5	All 1	R	Test Instruction 7 to 0
12	TI4	0	R	The H-UDI instruction is transferred to SDIF
11 to 8	TI3 to TI0	All 1	R	serial input from TDI.
				For commands, see table 21.2.
7 to 2	_	All 1	R	Reserved
				These bits are always read as 1.
1		0	R	Reserved
				This bit is always read as 0.
0	_	1	R	Reserved
				This bit is always read as 1.

1	0	1		_	_	_	_	H-UDI interrupt
1	1	1	0	_	_	_	_	JTAG IDCODE (Initia
1	1	1	1	_	_	_	_	JTAG BYPASS
Othe	r than ab	oove						Reserved

#### 21.3.3 **Boundary Scan Register (SDBSR)**

SDBSR is a 333-bit shift register, located on the PAD, for controlling the input/output pin LSI. The initial value is undefined. This register cannot be accessed by the CPU.

Using the EXTEST, SAMPLE/PRELOAD, CLAMP, and HIGHZ commands, a boundary test conforming to the JTAG standard can be carried out. Table 21.3 shows the correspon between this LSI's pins and boundary scan register bits.

322	PE22/HIFD13/CTS0/D29	IN	292	PD02/IRQ2/TxD1/DREQ0
321	PE21/HIFD12/RTS0/D28	IN	291	PD01/IRQ1/-/TEND1
320	PE20/HIFD11/SCK1/D27	IN	290	PD00/IRQ0/-/TEND0
319	PE19/HIFD10/RxD1/D26	IN	289	PE08/HIFCS
318	PE18/HIFD09/TxD1/D25	IN	288	PE24/HIFD15/CTS1/D31
317	PE17/HIFD08/SCK0/D24	IN	287	PE23/HIFD14/RTS1/D30
316	PE16/HIFD07/RxD0/D23	IN	286	PE22/HIFD13/CTS0/D29
315	PE15/HIFD06/TxD0/D22	IN	285	PE21/HIFD12/RTS0/D28
314	PE14/HIFD05/-/D21	IN	284	PE20/HIFD11/SCK1/D27
313	PE13/HIFD04/-/D20	IN	283	PE19/HIFD10/RxD1/D26
312	PE12/HIFD03/-/D19	IN	282	PE18/HIFD09/TxD1/D25
311	PE11/HIFD02/-/D18	IN	281	PE17/HIFD08/SCK0/D24
310	PE10/HIFD01/-/D17	IN	280	PE16/HIFD07/RxD0/D23
309	PE09/HIFD00/-/D16	IN	279	PE15/HIFD06/TxD0/D22
308	PE07/HIFRS	IN	278	PE14/HIFD05/-/D21
307	PE06/HIFWR/SIOFSYNC0/-	IN	277	PE13/HIFD04/-/D20
306	PE05/HIFRD	IN	276	PE12/HIFD03/-/D19
305	PE04/HIFINT/TXD_SIO0/-	IN	275	PE11/HIFD02/-/D18
304	PE03/HIFMD	IN	274	PE10/HIFD01/-/D17

IN

IN

IN

IN

296

295

294

293

PD06/IRQ6/RxD2/DACK1

PD05/IRQ5/TxD2/DREQ1

PD03/IRQ3/RxD1/DACK0

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

PD04/IRQ4/SCK1/-

PD00/IRQ0/-/TEND0

PE24/HIFD15/CTS1/D31

PE23/HIFD14/RTS1/D30

PE08/HIFCS

326

325

324

323

263	PC16/MDIO/-/-	OUT	231	PE02/HIFDREQ/RXD_SIO0/-
262	PC15/CRS/-/-	OUT	230	PE01/HIFRDY/SIOMCLK0/-
261	PC18/LNKSTA	OUT	229	PE00/HIFEBL/SCK_SIO0/-
260	PD06/IRQ6/RxD2/DACK1	Control	228	PC17/MDC/-/-
259	PD05/IRQ5/TxD2/DREQ1	Control	227	PC16/MDIO/-/-
258	PD04/IRQ4/SCK1/-	Control	226	PC15/CRS/
257	PD03/IRQ3/RxD1/DACK0	Control	225	PC18/LNKSTA
256	PD02/IRQ2/TxD1/DREQ0	Control	224	PC09/RX_ER/-/-
255	PD01/IRQ1/-/TEND1	Control	223	PC08/RX_DV/-/-
254	PD00/IRQ0/-/TEND0	Control	222	PC00/MIIRXD0/-/-
253	PE08/HIFCS	Control	221	PC01/MIIRXD1/-/-
252	PE24/HIFD15/CTS1/D31	Control	220	PC02/MIIRXD2/-/-
251	PE23/HIFD14/RTS1/D30	Control	219	PC03/MIIRXD3/-/-
250	PE22/HIFD13/CTS0/D29	Control	218	PC10/RX_CLK/-/-
249	PE21/HIFD12/RTS0/D28	Control	217	PC11/TX_ER/-/-
248	PE20/HIFD11/SCK1/D27	Control	216	PC13/TX_CLK/-/-
247	PE19/HIFD10/RxD1/D26	Control	215	PC04/MIITXD0/-/SPEED100
246	PE18/HIFD09/TxD1/D25	Control	214	PC05/MIITXD1/-/LINK
245	PE17/HIFD08/SCK0/D24	Control	213	PC06/MIITXD2/-/CRS
244	PE16/HIFD07/RxD0/D23	Control	212	PC07/MIITXD3/-/DUPLEX
243	PE15/HIFD06/TxD0/D22	Control	211	PC12/TX_EN/-/-
242	PE14/HIFD05/-/D21	Control	210	PC14/COL/-/-

OUT

OUT

233

232

PE04/HIFINT/TXD\_SIO0/-

PE03/HIFMD

265

264

PE00/HIFEBL/SCK\_SIO0/-

PC17/MDC/-/-

REJ09B0237-0600

195	PC04/MIITXD0/-/SPEED100	OUT	163	D01
194	PC05/MIITXD1/-/LINK	OUT	162	D02
193	PC06/MIITXD2/-/CRS	OUT	161	D03
192	PC07/MIITXD3/-/DUPLEX	OUT	160	D04
191	PC12/TX_EN/-/-	OUT	159	D05
190	PC14/COL/-/-	OUT	158	D06
189	PC20/WOL	OUT	157	D07
188	PC19/EXOUT	OUT	156	D15
187	TESTOUT	OUT	155	D14
186	PC09/RX_ER/-/-	Control	154	D13
185	PC08/RX_DV/-/-	Control	153	D12
184	PC00/MIIRXD0/-/-	Control	152	D11
183	PC01/MIIRXD1/-/-	Control	151	D10
182	PC02/MIIRXD2/-/-	Control	150	D09
181	PC03/MIIRXD3/-/-	Control	149	D08
180	PC10/RX_CLK/-/-	Control	148	PB02/CKE
179	PC11/TX_ER/-/-	Control	147	PB03/CAS
178	PC13/TX_CLK/-/-	Control	146	PB04/RAS

OUT

OUT

OUT

OUT

OUT

OUT

169

168

167

166

165

164

TESTOUT

MD0

NMI

MD1

MD2

D00

201

200

199

198

197

196

PC01/MIIRXD1/-/-

PC02/MIIRXD2/-/-

PC03/MIIRXD3/-/-

PC10/RX\_CLK/-/-

PC11/TX\_ER/-/-

PC13/TX\_CLK/-/-

Rev. 6.00 Jul. 15, 2009 Pag

135	D13	OUT	105	RDWR
134	D12	OUT	104	PB02/CKE
133	D11	OUT	103	PB03/CAS
132	D10	OUT	102	PB04/RAS
131	D09	OUT	101	PB12/CS3
130	D08	OUT	100	PB13/BS
129	WE0, DQMLL	OUT	99	PB11/CS4
128	WE1, DQMLU, WE	OUT	98	PB00/WAIT
27	RDWR	OUT	97	PB05/WE2(BE2)/DQMUL/ ICIORD
126	PB02/CKE	OUT	96	PB06/WE3(BE3)/DQMUU/ ICIOWR
25	PB03/CAS	OUT	95	PB01/IOIS16
124	PB04/RAS	OUT	94	PB09/CE2A
23	D00	Control	93	PB10/CS5B, CE1A
22	D01	Control	92	PB07/CE2B
21	D02	Control	91	PB08/CS6B, CE1B
120	D03	Control	90	PA16/A16
119	D04	Control	89	PA17/A17
18	D05	Control	88	PA18/A18
117	D06	Control	87	PA19/A19
116	D07	Control	86	PA20/A20

OUT

OUT

107

106

WE0, DQMLL WE1, DQMLU, WE

137

136

D15

D14



69	A09	OUT	40
68	A10	OUT	39
67	A11	OUT	38
66	A12	OUT	37
65	A13	OUT	36
64	A14	OUT	35
63	A15	OUT	34
62	PB13/BS	OUT	33
61	CS0	OUT	32
60	PB11/CS4	OUT	31
59	RD	OUT	30
58	PB00/WAIT	OUT	29
57	PB05/WE2(BE2)/DQMUL/ ICIORD	OUT	28

, 0

77

76

75

74

73

72

71

70

, 100

A01

A02

A03

A04

A05

A06

A07

80A

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

1 / \ 1 / / / \ 1 /

PA18/A18

PA19/A19

PA20/A20

PA21/A21/SCK\_SIO0/-

PA22/A22/SIOMCLK0/-

PA23/A23/RXD\_SIO0/-

PA24/A24/TXD\_SIO0/-

PD07/IRQ7/SCK2/-

PB12/CS3

A00 A01 A02 A03 A04 A05 A06 A07 A08 A09 A10

PA25/A25/SIOFSYNC0/-

48

47

46

45

44

43

42

41

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

_	19	RD
-	18	PB00/WAIT
	17	PB05/WE2(BE2)/ DQMUL/ICIORD
•	16	PB06/WE3(BE3)/ DQMUU/ICIOWR
-	15	PB01/IOIS16
-	14	PB09/CE2A
-	13	PB10/CS5B, CE1A

Note:

B05/WE2(BE2)/ Control QMUL/ICIORD B06/WE3(BE3)/ Control

Control means a low active signal.

Control

Control

Control

Control

Control

4

3

2

1

0

The corresponding pin is driven with an OUT value when the Control is driven

PA22/A22/SIOMCLK0/-

PA23/A23/RXD\_SIO0/-

PA24/A24/TXD\_SIO0/-

PA25/A25/SIOFSYNC0/-

to TDO

PD07/IRQ7/SCK2/-

Rev. 6.00 Jul. 15, 2009 Page 624 of 816

REJ09B0237-0600

RENESAS

סטוט	description	ID register that is stipulated by JTAG. H'0800 (initial value) for this LSI. Upper four bits may changed according to the LSI version.
		SDIDH corresponds to bits 31 to 16.
		SDIDL corresponds to bits 15 to 0.




Figure 21.2 TAP Controller State Transitions

Note: The transition condition is the TMS value at the rising edge of the TCK signal. T value is sampled at the rising edge of the TCK signal and is shifted at the falling the TCK signal. For details on change timing of the TDO value, see section 21.4. Output Timing. The TDO pin is high impedance, except in the shift-DR and shift states. A transition to the Test-Logic-Reset state is made asynchronously with TO

driving the  $\overline{TRST}$  signal 0.

Rev. 6.00 Jul. 15, 2009 Page 626 of 816

REJ09B0237-0600

RENESAS

		High	Normal reset
	High	Low	H-UDI reset only
		High	Normal operation
Notes: 1.	Selects to normal mod	de or ASE mode.	
	$\overline{ASEMD0} = high: norm$	nal mode	
	ASEMDO - low: ASE	mode	

ASEMD0 = low: ASE mode

2. In ASE mode, the reset hold state is entered by driving the  $\overline{RES}$  and  $\overline{TRST}$  p the given time. In this state, the CPU does not start up, even if the RES pin is high. After that, when the TRST pin is driven high, H-UDI operation is enable

CPU does not start up. The reset hold state is canceled by the following: ano assert (power-on reset) or TRST reassert.

**TDO Output Timing** 

# 21.4.3

The timing of data output from the TDO differs according to the command type set in S timing changes at the TCK falling edge when JTAG commands (EXTEST, CLAMP, HI SAMPLE/PRELOAD, IDCODE, and BYPASS) are set. This is a timing of the JTAG st When the H-UDI commands (H-UDI reset negate, H-UDI reset assert, and H-UDI international description of the H-UDI commands (H-UDI reset negate, H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI international description of the H-UDI reset assert, and H-UDI reset assert, and H-UDI reset assert, and H-UDI reset assert as the H-UDI reset assert as the H-UDI reset as set, the TDO signal is output at the TCK rising edge earlier than the JTAG standard by a cycle.

#### **21.4.4 H-UDI Reset**

An H-UDI reset is generated by setting the H-UDI reset assert command in SDIR. An H-is of the same kind as a power-on reset. An H-UDI reset is released by inputting the H-UDI negate command. The required time between the H-UDI reset assert command and H-UDI negate command is the same as time for keeping the RESETP pin low to apply a power-or




Figure 21.4 H-UDI Reset

### 21.4.5 H-UDI Interrupt

The H-UDI interrupt function generates an interrupt by setting an H-UDI command in SI H-UDI interrupt is an interrupt of general exceptions, resulting in a branch to an address the VBR value plus offset, and with return by the RTE instruction. This interrupt request fixed priority level of 15.

H-UDI interrupts are accepted in sleep mode, but not in standby mode.

Rev. 6.00 Jul. 15, 2009 Page 628 of 816

REJ09B0237-0600



**BYPASS:** The BYPASS instruction is a mandatory instruction that operates the bypass This instruction shortens the shift path to speed up serial data transfer involving other cliprinted circuit board. While this instruction is executing, the test circuit has no effect on system circuits. The upper four bits of the instruction code are 1111.

**SAMPLE/PRELOAD:** The SAMPLE/PRELOAD instruction inputs data from this LSI circuitry to the boundary scan register, outputs data from the scan path, and loads data o scan path. While this instruction is executed, signals input to this LSI pins are transmitted to the internal circuitry, and internal circuit outputs are directly output externally from the pins. This LSI's system circuits are not affected by execution of this instruction. The upplies of the instruction code are 0100.

In a SAMPLE operation, a snapshot of a value to be transferred from an input pin to the circuitry, or a value to be transferred from the internal circuitry to an output pin, is latch

boundary scan register and read from the scan path. Snapshot latching is performed in synchronization with the rising edge of the TCK signal in the Capture-DR state. Snapsh does not affect normal operation of this LSI.

In a PRELOAD operation, an initial value is set in the parallel output latch of the bound register from the scan path prior to the EXTEST instruction. Without a PRELOAD operation.

register from the scan path prior to the EXTEST instruction. Without a PRELOAD open when the EXTEST instruction was executed an undefined value would be output from t pin until completion of the initial scan sequence (transfer to the output latch) (with the Einstruction, the parallel output latch value is constantly output to the output pin).

**EXTEST:** This instruction is provided to test external circuitry when this LSI is mounted printed circuit board. When this instruction is executed, output pins are used to output to (previously set by the SAMPLE/PRELOAD instruction) from the boundary scan registed printed circuit board, and input pins are used to latch test results into the boundary scan from the printed circuit board. If testing is carried out by using the EXTEST instruction the Nth test data is scanned-in when test data (N-1) is scanned out.



## 21.5.2 Points for Attention

TDO, TMS, and TRST).

- Boundary scan mode does not cover clock-related system signals (EXTAL, XTAL, C CK\_PHY), E10A-related signals (RES and ASEMD), and H-UDI-related signals (TC
- When the EXTEST, CLAMP, and HIGHZ commands are set, fix the  $\overline{\text{RES}}$  pin low.
- When a boundary scan test for other than BYPASS and IDCODE is carried out, fix the ASEMD pin high.

## 21.6 Usage Notes

- An H-UDI command, once set, will not be modified as long as another command is n issued from the H-UDI. If the same command is given continuously, the command m after a command (BYPASS, etc.) that does not affect LSI operations is once set.
- Because LSI operations are suspended in standby mode, H-UDI commands are not ac
  To hold the state of the TAP before and after standby mode, the TCK signal must be
  during standby mode transition.
- The H-UDI is used for emulator connection. Therefore, H-UDI functions cannot be using an emulator.

Rev. 6.00 Jul. 15, 2009 Page 630 of 816



- Link-configuration automatically determined by Auto-negotiation / parallel detection configuration also available
- Low power consumption
- Half- and Full-duplex capable for both 10 and 100 Mbps links
  - Automatic Polarity Correction in 10Base-T
- Extended cable length option in 10Base-T
- MII interface to the CPU core of this LSI.
- Serial Management Interface (SMI)
  - Link, Activity, Duplex and Speed LED outputs






Figure 22.1 The Block Diagram around PHY Module



PHY clock	CK_PHY	Input	For providing the external clock for course you can provide a clock fror clock pulse generator (CPG), but you pull up or down this pin in that case
Differential transmit output (+)	TxP	Output	The differential transmit output (+) to Ethernet network
Differential transmit output (-)	TxM	Output	The differential transmit output (-) f to Ethernet network
Differential receive input (+)	RxP	Input	The differential receive input (+) fro Ethernet network to PHY
Differential receive input (-)	RxM	Input	The differential receive input (-) from network to PHY
SPEED100 signal	SPEED100	Output	SPEED100 Output Low shows that operating speed is 100 Mbit/s or dunegotiation
LINK signal	LINK	Output	LINK Output (Low indicates that lin
CRS signal	CRS	Output	CRS Output (Low indicates that the (carrier sense), keeps low after ina CRS about 128 ms.)
DUPLEX signal	DUPLEX	Output	DUPLEX Output (Low indicates FU DUPLEX)

Input

Input

Input

Analog power supply for PHY

Analog ground for PHY

Analog ground for PHY

Analog power supply 3

Analog ground 1 for PHY Vss1A

Analog ground 2 for PHY Vss2A

for PHY

Vcc3A





- 100Base-TX transmit and receive
  - 10Base-T transmit and receive
  - MII interface to the on-chip EtherC of this LSI
  - Auto-negotiation to automatically determine the best speed and duplex possible
  - Management Control to read status registers and write control register.




Figure 22.2 Architectural Overview

Rev. 6.00 Jul. 15, 2009 Page 634 of 816

REJ09B0237-0600



supported registers (7 to 15) will be read as hexadecimal "FFFF".

At the system level there are 2 signals, MDIO and MDC where MDIO is bi-directional and MDC is the clock. In the core there is no notion of bi-directional signals so the MDI is implemented as 3 signals: CO\_MDIO\_DIR, CO\_MDO and CO\_MDI. The relationsh these signals is made clear in figure 22.3.




Figure 22.3 How to Derive MDIO Signal from Core Signals

The CO\_MDC signal is an a-periodic clock provided by the station management contro (SMC), part of the EtherC. The CO\_MDI signal receives serial data (commands) from t controller SMC. The CO\_MDO sends serial data (status) to the SMC.

The minimum time between edges of the CO\_MDC is 160 ns. There is no maximum time edges. The minimum cycle time (time between two consecutive rising or two consecutive edges) is 400 ns. These modest timing requirements allow this interface to be easily driv CPU.



Frame | Code | PHY Address | Register Address | Around | Data

## Figure 22.4 MDIO Timing and Frame Structure (READ Cycle)




Figure 22.5 MDIO Timing and Frame Structure (WRITE Cycle)

Shown below is an example of coding for MDC cycles implemented by software loops.

Note: CO\_MDIO\_DIR in figures 22.4 and 22.5 above has a reverse polarity in relation MMD bit in the PIR register.

Rev. 6.00 Jul. 15, 2009 Page 636 of 816

REJ09B0237-0600



```
mii_idle();
    return( data );
}
/* SMI register write */
       ether_reg_write( unsigned short reg_addr, unsigned short data )
    phy_preamble();
    phy_reg_set( reg_addr, PHY_WRITE );
    phy_ta_10();
    phy_reg_write( data );
   mii_idle();
}
/* Subroutines */
void phy_preamble( void )
    long i;
    i = 32;
    while(i > 0)
        mii_write_1();
        i--;
```

}

```
}
else
  data |= (reg_addr << 2); /* Reg Address */
i = 14;
while(i > 0)
  if( (data & 0x8000) == 0 )
     mii_write_0();
  }
  else
     mii_write_1();
  data <<= 1;
  i--;
```

Rev. 6.00 Jul. 15, 2009 Page 638 of 816

REJ09B0237-0600

}



```
//Preceding TA cycle set PIR 0x00000000
    while(i > 0)
    {
         for (j=1;j<=QuatA;j++) REG_PIR = 0x00000000;
         for (j=1;j<=QuatA;j++) REG_PIR = 0x00000001;
        reg_data <<= 1;
        reg_data |= (REG_PIR & 0x00000008) >> 3; /* MDI read*/
        for (j=1;j<=QuatA;j++) REG_PIR = 0x00000001;
         for (j=1;j<=QuatA;j++) REG_PIR = 0x00000000;
         i--;
    }
    *data = reg_data;
}
void
        phy_reg_write( unsigned short data )
    long i;
    i = 16;
    while(i > 0)
         if( (data & 0x8000) == 0 )
         {
```

mii\_write\_0();

Rev. 6.00 Jul. 15, 2009 Pag

```
void phy_ta_z0( void )
{
    mii_idle();
    mii_idle();
}

void phy_ta_10( void )
{
    mii_write_1();
    mii_write_0();
}

/* Output 1 */
void mii_write_1( void )
{
    int j;
    unsigned short pre_data;
```

Rev. 6.00 Jul. 15, 2009 Page 640 of 816

REJ09B0237-0600



```
pre_data = REG_PIR&0x00000006; /* MDO,MMD */
for (j=1;j<=QuatA;j++) REG_PIR = 0x000000000 | pre_data;
for (j=1;j<=QuatA;j++) REG_PIR = 0x000000001 | pre_data;
for (j=1;j<=QuatA;j++) REG_PIR = 0x000000003;
for (j=1;j<=QuatA;j++) REG_PIR = 0x000000002;
}
/* Idle cycle */
void mii_idle( void )
{
  int j;
  unsigned short pre_data;

  pre_data = REG_PIR&0x00000006; /* MDO,MMD */
  for (j=1;j<=QuatA;j++) REG_PIR = 0x000000000 | pre_data;
  for (j=1;j<=QuatA;j++) REG_PIR = 0x00000001 | pre_data;
  for (j=1;j<=QuatA;j++) REG_PIR = 0x00000001;
  for (j=1;j<=QuatA;j++) REG_PIR = 0x000000001;
}</pre>
```

unsigned short pre\_data;

5	Auto-Negotiation Link Partner Ability Register	Extended	
6	Auto-Negotiation Expansion Register	Extended	

## • SMI Register Format

The mode key is as follows:

RW = read/write, SC = self clearing, WO = write only, RO = read only

LH = latch high, clear on read of register

LL = latch low, clear on read of register

NASR = Not Affected by Software Reset

(n,m) = register n, bit m

REJ09B0237-0600



0.10	Isolate	Reserved. (0= normal operation)The write value should always be 0.
0.9	Restart Auto- Negotiate	1 = restart auto-negotiate process, 0 = normal operation. Bit is self-clearing.
0.8	Duplex Mode	1 = full duplex, 0 = half duplex. Ignored if Auto Negotiation is enabled $(0.12 = 1)$ .
0.7	Collision Test	1 = enable COL test, 0 = disable COL test
0.6:0	Reserved	The write value should always be 0.

operation

Negotiation

Power Down

Enable

0.11

0.13 and 0.8), 0 = disable auto-negotiate process

1 = General power down mode, 0 = normal

(2 [2

P

0

S cc [2

S cc [2 P

0

0

RW

RW

RW

RW

RO

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

RW/SC 0

		Torrioto iddit	
1.3	Auto- Negotiate Ability	<ul><li>1 = able to perform auto-negotiation function,</li><li>0 = unable to perform auto-negotiation function</li></ul>	
1.2	Link Status	1 = link is up, 0 = link is down	
1.1	Jabber Detect	1 = jabber condition detected, 0 = no jabber condition detected	
1.0	Extended Capabilities	1 = supports extended capabilities registers, 0 = does not support extended capabilities registers	
<ul><li>Registe</li><li>Address</li></ul>	r 2 (PHY Identi	fier 1)  Description	М
Audress	Ivallie	Description	IVI
2.15:0	PHY ID Numb	er Assigned to the 3rd through 18th bits of	R

with full duplex ability

with half duplex ability

10Base-T Half 1 = 10Mbps with half duplex, 0 = no 10Mbps

Remote Fault 1 = remote fault condition detected, 0 = no

remote fault

The write value should always be 0.

1 = auto-negotiate process completed,

0 = auto-negotiate process not completed

Duplex

Duplex

Auto-

Reserved

Negotiate Complete

1.11

1.10:6

1.5

1.4

Rev. 6.00 Jul. 15, 2009 Page 644 of 816

REJ09B0237-0600

(OUI), respectively.





Default

co\_reg [15:0] c

**PHYIF** 











Mode

RW

RO

RO

RO

RO

RO/LH

RO

RO/LL

•			
Address	Name	Description	Mod
4.15	Next Page	This bit indicates next page is available or not, but this core does not support next page ability and it is fixed to 0. The write value should always be 0.	RO
4.14	Reserved	The write value should always be 0.	RO
4.13	Remote Fault	1 = remote fault detected, 0 = no remote	RW

Reserved

100Base-TX

10Base-T

Full Duplex

4.12

4.7

4.6

4.11:10	Pause Operation	00 No PAUSE, 01 Asymmetric PAUSE toward link partner, 10 Symmetric PAUSE, 11 Both Symmetric PAUSE and Asymmetric PAUSE toward local device	R/W
4.9	100Base-T4	Reserved. The write value should always be 0.	RO
4.8	100Base-TX Full Duplex	1 = TX with full duplex, 0 = no TX full duplex ability	RW

1 = TX able, 0 = no TX ability

10Mbps with full duplex ability

1 = 10Mbps with full duplex, 0 = no

The write value should always be 0.

fault

Mode

R/W

RW

RW

Rev. 6.00 Jul. 15, 2009 Pag

0

Set CO\_ [2:0 PH'

1

Set

co\_ [2:0 PH'

REJ09

Def

0

0

0

0

		j
5.10	Pause Operation	<ul><li>1 = Pause Operation is supported by remote MAC</li><li>0 = Pause Operation is not supported by remote MAC</li></ul>
5.9	100Base-T4	1 = T4 able, 0 = no T4 ability
5.8	100Base-TX Full Duplex	1 = TX with full duplex 0 = no TX full duplex ability
5.7	100Base-TX	1 = TX able, 0 = no TX ability
5.6	10Base-T Full Duplex	1 = 10Mbps with full duplex 0 = no 10Mbps with full duplex ability
5.5	10Base-T	1 = 10Mbps able 0 = no 10Mbps ability
5.4:0	Selector Field	[00001] = IEEE 802.3

1 = next page capable

support next page ability.

1 = remote fault detected

0 = no remote fault

0 = no next page ability. This part does not

1 = link code word received from partner

0 = link code word not yet received

The write value should always be 0.

RO

RO

RO

RO

RO

RO RO

RO RO

RO

RO

**Next Page** 

Acknowledge

Remote Fault

Reserved

5.15

5.14

5.13

5.12:11



Rev. 6.00 Jul. 15, 2009 Page 646 of 816

6.2	Next Page	1 = local device has next page ability	RO
	Able	0 = local device does not have next page ability	
6.1	Page	1 = new page received	RO/LH
	Received	0 = new page not yet received	
6.0	Link Partner Auto- Negotiation Able	1 = link partner has auto-negotiation ability, 0 = link partner does not have auto-negotiation ability	RO

Rev. 6.00 Jul. 15, 2009 Pag




Figure 22.6 100Base-TX Data Path

#### (1) 100M Transmit Data across the MII

The MAC controller drives the transmit data onto the CO\_MII\_TXD bus and asserts the signal (CO\_TX\_EN) to indicate valid data. The data is latched by the PHY's MII block o rising edge of CO\_TX\_CLK. The data is in the form of 4-bit wide 25MHz data.

### (2) 4B/5B Encoding

The transmit data passes from the MII block to the 4B/5B encoder. This block encodes the from 4-bit nibbles to 5-bit symbols (known as "code-groups") according to table 22.2. Ea data-nibble is mapped to 16 of the 32 possible code-groups. The remaining 16 code-groups either used for control information or are not valid.

The first 16 code-groups are referred to by the hexadecimal values of their corresponding nibbles, 0 through F. The remaining code-groups are given letter designations with slashe either side. For example, an IDLE code-group is /I/, a transmit error code-group is /H/, et

Rev. 6.00 Jul. 15, 2009 Page 648 of 816



11011	D	D	1101	DATA D	
11100	Е	Е	1110	DATA E	
11101	F	F	1111	DATA F	
11111	1	IDLE			Sent after /T/R/ until C
11000	J		nibble of SSD, translating IDLE, else CO_F		Sent for rising CO_TX
10001	K		nd nibble of SSD, tra ing J, else CO_RX_I		Sent for rising CO_TX
01101	Т	First nibble of ESD, causes de-assertion of CRS if followed by /R/, else assertion of CO_RX_ER			Sent for falling CO_TX
00111	R	CRS i	nd nibble of ESD, ca f following /T/, else a X_ER		Sent for falling CO_TX

Transmit Error Symbol

INVALID, CO\_RX\_ER if during CO\_RX\_DV

INVALID, CO\_RX\_ER if during CO\_RX\_DV

INVALID, CO\_RX\_ER if during CO\_RX\_DV

0101

0110

0111

1000

1001

1010

1011

1100

01011

01110

01111

10010

10011

10110

10111

11010

00100

00110

11001

00000

Н ٧

٧

٧

6

7

8

9

Α

В

С

6

7

8

9

Α

В

С



Sent for rising CO\_TX

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

INVALID

INVALID

INVALID

DAIAS DATA 6

DATA 7

DATA 8

DATA 9

DATA A

DATA B

DATA C

#### (3) Scrambling

routing.

large narrow-band peaks. Scrambling the data helps eliminate these peaks and spread the power more uniformly over the entire channel bandwidth. This uniform spectral density is required by FCC regulations to prevent excessive EMI from being radiated by the physic

Repeated data patterns (especially the IDLE code-group) can have power spectral densiti

The seed for the scrambler is generated from the PHY address. The scrambler also perfor Parallel In Serial Out conversion (PISO) of the data.

### (4) NRZI and MLT3 Encoding

The scrambler block passes the 5-bit wide parallel data to the NRZI converter where it be serial 125MHz NRZI data stream. The NRZI is encoded to MLT-3. MLT3 is a tri-level c where a change in the logic level represents a code bit "1" and the logic output remaining same level represents a code bit "0".

#### (5) 100M Transmit Driver

The MLT3 data is then passed to the analog transmitter, which launches the differential M signal, on outputs TXP and TXM, to the twisted pair media via a 1:1 ratio isolation transformer 10Base-T and 100Base-TX signals pass through the same transformer so that common "magnetics" can be used for both. The transmitter drives into the 100 ohm impedance of 5 cable. Cable termination and impedance matching require external components.

Rev. 6.00 Jul. 15, 2009 Page 650 of 816






Figure 22.7 Receive Data Path

The receive data path is shown in figure 22.7. Detailed descriptions are given below.

# (1) 100M Receive Input

range of the ADC can be used.

The MLT-3 from the cable is fed into the Core PHY (on inputs RXP and RXM) via a 1: transformer. The ADC samples the incoming differential signal at a rate of 125M sample second. Using a 64-level quantizer it generates 6 digital bits to represent each sample. T adjusts the gain of the ADC according to the observed signal levels such that the full dy



Rev. 6.00 Jul. 15, 2009 Pag

A5.205-1993 FDD1 1P-PMD defined killer packet with no bit errors.

The 100M PLL generates multiple phases of the 125MHz clock. A multiplexer, controlle timing unit of the DSP, selects the optimum phase for sampling the data. This is used as t received recovered clock. This clock is used to extract the serial data from the received significant to the received significant to the serial data from the series of the series data from the series of the series data from the series data

#### (3) NRZI and MLT-3 Decoding

The DSP generates the MLT-3 recovered levels that are fed to the MLT-3 converter. The is then converted to an NRZI data stream.

### (4) Descrambling

The descrambler performs an inverse function to the scrambler in the transmitter and also performs the Serial In Parallel Out (SIPO) conversion of the data.

During reception of IDLE (/I/) symbols. the descrambler synchronizes its descrambler ke incoming stream. Once synchronization is achieved, the descrambler locks on this key an to descramble incoming data.

Special logic in the descrambler ensures synchronization with the remote PHY by search IDLE symbols within a window of 4000 bytes. This window ensures that a maximum part of 1514 bytes, allowed by the IEEE 802.3 standard, can be received with no interference.

If no IDLE-symbols are detected within this time-period, receive operation is aborted and descrambler re-starts the synchronization process.

Rev. 6.00 Jul. 15, 2009 Page 652 of 816



Successive valid code-groups are translated to data nibbles. Reception of either the End Delimiter (ESD) consisting of the /T/R/ symbols, or at least two /I/ symbols causes the I assert carrier sense and CO\_RX\_DV.

These symbols are not translated into data.

#### Receive Data Valid Signal **(7)**

indicates failure, etc.

The Receive Data Valid signal (CO\_RX\_DV) indicates that recovered and decoded nibl being presented on the CO\_MII\_RXD[3:0] outputs synchronous to CO\_RX\_CLK. CO\_ becomes active after the /J/K/ delimiter has been recognized and CO\_MII\_RXD is align nibble boundaries. It remains active until either the /T/R/ delimiter is recognized or link

CO\_RX\_DV is asserted when the first nibble of translated /J/K/ is ready for transfer over Media Independent Interface (MII).




Figure 22.8 Relationship between Received Data and Some MII Signals



a rate of 25MHz. The controller samples the data on the rising edge of CO RX CLK.

CO\_RX\_CLK is the 25MHz output clock for the MII bus. It is recovered from the receiv clock the CO\_MII\_RXD bus. If there is no received signal, it is derived from the system

When tracking the received data, CO\_RX\_CLK has a maximum jitter of 0.8ns (provided jitter of the input clock, CO CLKIN, is below 100ps).

#### 22.7 10Base-T Transmit

Data to be transmitted comes from the MAC layer controller. The 10Base-T transmitter r 4-bit nibbles from the MII at a rate of 2.5MHz and converts them to a 10Mbps serial data The data stream is then Manchester-encoded and sent to the analog transmitter which drive signal onto the twisted pair via the external magnetics.

The 10M transmitter uses the following blocks:

- MII (digital)
- TX 10M (digital)

clock (CO CLKIN).

- 10M Transmitter (analog)
- 10M PLL (analog)

Rev. 6.00 Jul. 15, 2009 Page 654 of 816



(=) 1,1411101105001 2110041119

The 4-bit wide data is sent to the TX10M block. The nibbles are converted to a 10Mbps NRZI data stream. The 10M PLL locks onto the external clock or internal oscillator and a 20MHz clock. This is used to Manchester encode the NRZ data stream. When no data transmitted (CO\_TX\_EN is low, the TX10M block outputs Normal Link Pulses (NLPs) maintain communications with the remote link partner.




Figure 22.9 Manchester Encoded Output

#### (3) 10M Transmit Drivers

The Manchester encoded data is sent to the analog transmitter where it is shaped and fill before being driven out as a differential signal across the TXP and TXM outputs.



Rev. 6.00 Jul. 15, 2009 Pag

- RX 10M (digital)
- MII (digital)

#### (1) 10M Receive Input and Squelch

The Manchester signal from the cable is fed into the core PHY (on inputs RXP and RXM ratio magnetics. It is first filtered to reduce any out-of-band noise. It then passes through SQUELCH circuit. The SQUELCH is a set of amplitude and timing comparators that nor reject differential voltage levels below 300mV and detect and recognize differential voltage above 585mV.

#### (2) Manchester Decoding

The output of the SQUELCH goes to the RX10M block where it is validated as Manches encoded data. The polarity of the signal is also checked. If the polarity is reversed (local connected to RXM of the remote partner and vice versa), then this is identified and correct 10M PLL is locked onto the received Manchester signal and from this, generates the rece 20MHz clock. Using this clock, the Manchester encoded data is extracted and converted 10MHz NRZI data stream. It is then converted from serial to 4-bit wide parallel data.

The RX10M block also detects valid 10Base-T IDLE signals, Normal Link Pulses (NLPs maintain the link.

#### (3) 10M Receive Data across the MII

The 4 bit data nibbles are sent to the MII block. These data nibbles are valid on the rising the 2.5 MHz CO\_RX\_CLK.

Rev. 6.00 Jul. 15, 2009 Page 656 of 816



The MII (Media Independent Interface) block is responsible for the communication with controller (EtherC). Special sets of hand-shake signals are used to indicate that valid received/transmitted data is present on the 4 bit receive/transmit bus.

#### **(1)** The MII includes 16 interface signals:

- transmit data: CO\_MII\_TXD[3:0]
- transmit strobe:
- CO\_TX\_EN transmit: CO\_TX\_CLK
- transmit error: CO TX ER
- receive data: CO\_MII\_RXD[3:0]
- receive strobe: CO RX DV
- receive clock: CO RX CLK
- receive error: CO RX ER
- collision indication: CO COL
- carrier sense: CO\_CRS

The controller (EtherC) synchronizes the transmit data to the rising edge of CO\_TX\_CL controller (EtherC) drives CO\_TX\_EN high to indicate valid transmit data. The controll (EtherC) drives CO TX ER high when a transmit error is detected.

On the transmit path, the PHY drives the transmit clock, CO TX CLK, to the controlle

On the receive path, the PHY drives both the receive data, CO\_RXD, and the CO\_RX\_t signal. The controller (EtherC) clocks in the receive data on the rising edge of CO\_RX\_ when the PHY drives CO\_RX\_DV high. The PHY drives CO\_RX\_ER high when a reco is detected.

The auto-negotiation protocol is a purely physical layer activity and proceeds independent MAC controller (EtherC).

The advertised capabilities of the PHY are stored in register 4 of the SMI registers. The d advertised by the core PHY is determined by user-defined on-chip signal options. (i.e. the configuration of PHY-IF)

The following blocks are activated during an Auto-negotiation session:

- Auto-negotiation (digital)
- 100M ADC (analog)
- 100M PLL (analog)
- 100M equalizer/BLW/clock recovery (DSP)
- 10M SQUELCH (analog)
- 10M PLL (analog)
- 10M Transmitter (analog)

When enabled, auto-negotiation is started by the occurrence of one of the following even

• Module reset (co\_resetb of PHY-IF)

Rev. 6.00 Jul. 15, 2009 Page 658 of 816

- PHY power on reset
- Software reset
- Power-down reset
- Link status down
- Setting register 0, bit 9 high (auto-negotiation restart)

RENESAS

There are 4 possible matches of the technology abilities. In the order of priority these ar

- 100M Full Duplex (Highest priority)
- 100M Half Duplex
- 10M Full Duplex
- 10M Half Duplex

If the full capabilities of the core PHY are advertised (100M, Full Duplex), and if the lin is capable of 10M and 100M, then auto-negotiation selects 100M as the highest perform mode. If the link partner is capable of Half and Full duplex modes, then auto-negotiation Full Duplex as the highest performance operation.

acknowledge bit set. Any difference in the main content of the link code words at this ti cause auto-negotiation to re-start. Auto-negotiation will also re-start if not all of the requbursts are received.

Once a capability match has been determined, the link code words are repeated with the

co\_st\_mode[2:0] bits (PHYIFCR in the PHY-IF) latched after Module reset or PHY powerset completes. This bit can also be used to disable auto-negotiation on power-up.

The capabilities advertised during auto-negotiation by the core PHY are initially determ

Writing register 4 bits [8:5] allows software control of the capabilities advertised by the Writing register 4 does not automatically re-start auto-negotiation. Register 0, bit 9 mus before the new abilities will be advertised. Auto-negotiation can also be disabled via soft clearing register 0, bit 12.

The PHY module does not support the Next Page capability.



Register 3 is used to store the Link Partner Admity information, which is coded in the fec FLPs. If the Link Partner is not auto-negotiation capable, then register 5 is updated after completion of parallel detection to reflect the speed capability of the Link Partner.

#### **Re-starting Auto-negotiation**

Auto-negotiation can be re-started at any time by setting register 0, bit 9. Auto-negotiatio also re-start if the link is broken at any time. A broken link is caused by signal loss. This occur because of a cable break, or because of an interruption in the signal transmitted by Partner. Auto-negotiation resumes in an attempt to determine the new link configuration.

If the management entity re-starts Auto-negotiation by writing to bit 9 of the control regis PHY module will respond by stopping all transmission/receiving operations. Once the break link timer is done, in the Auto-negotiation state-machine (approximately 1200ms) negotiation will re-start. The Link Partner will have also dropped the link due to lack of a signal, so it too will resume auto-negotiation detection is disabled.

#### **Auto-negotiation Disabling (5)**

Auto-negotiation is disabled by setting the bit 12 in the register 0 to 0. The device forcibl the information in the bit 13 (SPEED) and bit 8 (Duplex) in the register 0 to the operation Information in the bit 13 (SPEED) and bit 8 (Duplex) in the register 0 is ignored while at negotiation is enabled.

#### 22.10 Miscellaneous Functions

#### (1) Carrier Sense

The carrier sense is output on CRS (to EtherC). CRS is a signal defined by the MII specthe IEEE 802.3u standard. The PHY asserts CRS based only on receive activity whenever PHY is either in repeater mode or full-duplex mode. Otherwise the PHY asserts CRS based either transmit or receive activity.

The carrier sense logic uses the encoded, unscrambled data to determine carrier activity

activates carrier sense with the detection of 2 non-contiguous zeros within any 10 bit spanses terminates if a span of 10 consecutive ones is detected before a /J/K/ Start-of Streat Delimiter pair. If an SSD pair is detected, carrier sense is asserted until either /T/R/ End Delimiter pair or a pair of IDLE symbols is detected. Carrier is negated after the /T/ synfirst IDLE. If /T/ is not followed by /R/, then carrier is maintained. Carrier is treated sim IDLE followed by some non-IDLE symbol.

#### (2) Collision Detect

output is asserted to indicate that a collision has been detected. CO\_COL remains active duration of the collision. CO\_COL is changed asynchronously to both CO\_RX\_CLK and TX\_CLK. The CO\_COL output becomes inactive during full duplex mode.

A collision is the occurrence of simultaneous transmit and receive operations. The CO\_

CO\_COL may be tested by setting register 0, bit 7 high. This enables the collision test. will be asserted within 512 bit times of CO\_TX\_EN rising and will be de-asserted within times of CO\_TX\_EN falling.

In 10M mode, CO\_COL pulses for approximately 10 bit times (1us), 2us after each tran packet (de-assertion of CO\_TX\_EN). This is the Signal Quality Error (SQE) signal and that the transmission was successful.



Rev. 6.00 Jul. 15, 2009 Pag

2009 Pag REJ09 the ANSI X3.263 TP-PMD standard, to the Link Monitor state-machine, using internal si called DATA\_VALID. When DATA\_VALID is asserted the control logic moves into a I Ready state, and waits for an enable from the Auto Negotiation block. When received, the Up state is entered, and the Transmit and Receive logic blocks become active. Should Au Negotiation be disabled, the link integrity logic moves immediately to the Link-Up state, DATA\_VALID is asserted.

The DSP indicates a valid MLT-3 waveform present on the RXP and RXM signals as det

Note that to allow the line to stabilize, the link integrity logic will wait a minimum of 330 from the time DATA\_VALID is asserted until the Link-Ready state is entered. Should th DATA\_VALID input be negated at any time, this logic will immediately negate the Link and enter the Link-Down state.

When the 10/100 digital block is in 10Base-T mode, the link status is from the 10Base-T logic.

#### (5) Power-Down modes

There is a power-down modes for the core:

Power-Down

This power-down is controlled by register 0, bit 11. In this mode the entire PHY, excemanagement interface, is powered-down and stays in that condition as long as bit 0.1 HIGH. When bit 0.11 is cleared, the PHY powers up and is automatically reset.

Rev. 6.00 Jul. 15, 2009 Page 662 of 816



- chip.
- Software (SW) reset: (Do not use with this product.)

Activated by writing register 0, bit 15 high. This signal is self- clearing. After the register 15 high. write, internal logic extends the reset by 256µs to allow PLL-stabilization before rele logic from reset.

The IEEE 802.3u standard, clause 22 (22.2.4.1.1) states that the reset process should completed within 0.5s from the setting of this bit.

• Power-Down reset:

Automatically activated when the PHY comes out of power-down mode. The international control of the company of down reset is extended by 256µs after exiting the power-down mode to allow the PL stabilize before the logic is released from reset.

These 4 reset sources are Module reset(Low active) and none Module reset(PHY power software reset, power down reset(High active) combined together in the digital block to

internal "general reset", SYSRST, which is an asynchronous reset and is active HIGH. T SYSRST directly drives the PCS, DSP and MII blocks. It is also input to the Central Bia order to generate a short reset for the PLLs. The SMI mechanism and registers are reset only by the Module reset, PHY power-on re

Software reset. During Power-Down, the SMI registers are not reset. Note that some SM bits are not cleared by Software reset - these are marked "NASR" in the register tables.

For the first 16us after coming out of reset, the MII will run at 2.5 MHz. After that it wi 25 MHz if auto-negotiation is enabled.

selection.

The Speed LED:

Its output is driven low when the operating speed is 100Mbit/s or during Auto-negotia This LED will go inactive when the operating speed is 10Mbit/s.

The Full-Duplex LED

Its output is driven low when the link is operating in Full-Duplex mode.

#### **(8) Loopback Operation**

The 10/100 digital has an independent loop-back mode: Internal loopback.

Internal loopback

The internal loopback mode is enabled by setting bit register 0 bit 14 to logic one. In mode, the scrambled transmit data (output of the scrambler) is looped into the receive (input of the descrambler). The CO\_COL signal will be inactive in this mode, unless test (bit 0.7) is active.

In this mode, during transmission (CO\_TX\_EN is HIGH), nothing is transmitted to the and the transmitters are powered down.

- AI: Input. Analog levels.
- AO: Output. Analog levels.
- AI/O: Input or Output. Analog levels.

(		In Symbol Interface (5B Decoding) mode, this signal is the Receive Data 4: the MSB of the received 5-bit symbol code
CO_COL	0	MII Collision Detect: Asserted to indicate detection of collis condition.
CO_MII_RXD0	0	Receive Data 0: Bit 0 of the 4 data bits that are sent by the the receive path.
CO_MII_RXD1	0	Receive Data 1: Bit 1 of the 4 data bits that are sent by the the receive path.
CO_MII_RXD2	0	Receive Data 2: Bit 2 of the 4 data bits that sent by the PH receive path.
CO_MII_RXD3	0	Receive Data 3: Bit 3 of the 4 data bits that sent by the PH receive path.
CO_TX_ER (TXD4)	I	MII Transmit Error: When driven high, the 4B/5B encode p substitutes the Transmit Error code-group (/H/) for the encodata word. This input is ignored in 10BaseT operation. In S Interface (5B Decoding) mode, this signal becomes the MI Transmit Data 4: the MSB of the 5-bit symbol code-group.
CO_CRS	0	Carrier Sense: Indicate detection of carrier.
CO_RX_DV	0	Receive Data Valid: Indicates that recovered and decoded nibbles are being presented on CO_MII_RXD[3:0].
CO_TX_CLK	0	Transmit Clock: 25MHz in 100Base-TX mode. 2.5MHz in 1 mode.

CO\_TX\_EN

CO\_RX\_ER

CO\_RX\_CLK

REJ09B0237-0600

(RXD4)

00

Transmit Enable: Indicates that valid data is presented on

Receive Error: Asserted to indicate that an error was detec

somewhere in the frame presently being transferred from t

Receive Clock: 25MHz in 100Base-TX mode. 2.5MHz in 1

CO\_MII\_TXD[3:0] signals, for transmission.

Rev. 6.00 Jul. 15, 2009 Page 666 of 816 RENESAS

mode.

Signal Name	Type	Description
CO_CLKIN	1	Clock Input - PHY clock. Can be 25MHz either from mck of 0 module or from CK_PHY pin.

# 22.12 Signals Relevant to PHY-IF

This PHY core has a part set up by the PHY-IF module.

#### (1) PHY address

external PHY LSI has. It gives each PHY a unique address. This address is latched into register during Module reset and PHY power on reset. Originally, it enables a function t each PHY via the unique address in a multi-PHY application.

The PHY address initialized by PHYIFADDR of PHY-IF, is same as the one that the or

About this PHY module, you can not connect multiple PHYs to the MII interface within But PHY address is also used to seed the scrambler, so that please accord the configurat PHYIFADDRR and the PHY address on the management interface.

#### (2) Operation mode

The co\_st\_mode of the PHYIFCR of PHY-IF controls the configuration of 10/100 digital



100	100Base-TX Half Duplex is advertised. Auto- negotiation enabled.CRS is active during Transmit & Receive.	1100	01
101	Reserved.(Do not set this mode)	1100	01
110	Power Down mode. In this mode the PHY wake-up in Power-Down mode.	N/A	N/
111	All capable. Auto-negotiation enabled.	X10X	11

# 22.13 Usage Notes

# (1) Input clock to PHY module

The initial clock to PHY module is internal clock, mck (= ick/4), but it does work only w 25MHz, which is acceptable to PHY module.

It corresponds to power down mode. For example, even in the application which doesn't

on-chip PHY module, you have to set up the clock to the on-chip PHY so that it could be power consumption mode with power down mode.

## (2) Treatment of Pins When PHY Power Supply is Not Used

Even when the on-chip PHY is not used, supply power to the analog power supply pins for PHY (Vcc1A, Vcc2A, and Vcc3A) and connect the analog ground pins for the PHY (Vss Vss2A) to the ground. Pull up the CK-PHY pin to VccQ through a resistor or pull down to CK-PHY pin to VssQ through a register. Connect pins TxP, TxM, RxP, and RxM to the lanalog ground. Connect the EXERS1 pin to the PHY analog power supply without going a resistor. Do not connect anything to the TSTBUSA pin.

RENESAS

#### (4) Waveform Adjustment

The Ethernet PHY module of this LSI has test registers for adjustment of differential ou waveforms. Using these test registers in their initial values produces no problem, but the specifications are shown below to facilitate printed circuit board design by the customer

### (a) Adjustment of Tx100 Waveform Output

The on-chip PHY module of this LSI has the following adjustment registers as SIM registers which allow waveform adjustment in the Tx100 operation. These registers have been destroy that they are not accidentally written. To change their values, follow the example proceed in "How to Use" that is described later.

- Register 20: Register for changing modes
- Register 23: Register for waveform adjustment (The register numbers are decimal)
- Meanings of the value written to register 23

Bit	Bit Name	Initial Value	R/W	Description
15	_	1	RO	Reserved
				The write value should always be 1.
14 to 9	_	0	RO	Reserved
				The write value should always be 0.



Rev. 6.00 Jul. 15, 2009 Pag

2009 Pag REJ09

				100: Regular
				101: Amp 1 stp-
				110: Amp 2 stp-
				111: Amp 3 stp-
3	DASL	1	R/W	These bits adjust the transition time.
2	DBSL	0	R/W	00: One step up
				01: One step down
				10: Regular
				11: Two steps down
1, 0	_	0	RO	Reserved
				The write value should always be 0.

010: Amp 2 stp+ 011: Amp 1 stp+

Rev. 6.00 Jul. 15, 2009 Page 670 of 816



5	20	H'0000	Register write mode setting (continued)
6	20	H'0400	Finish register write mode setting.
7	23	H'xxxx	Write the setting value. (The initial value of this H'81C8. Change the setting as necessary.)
8	20	H'4416	Validate the setting value (always write this value
9	20	H'0000	Terminate the register write mode (return to nor mode).
Noto:	The cottine	of this register is in	itialized during the auto pagatiation process or who

The setting of this register is initialized during the auto-negotiation process or who PHY module is reset (including a system reset of the LSI). Accordingly, when was adjustment is to be performed by this register, the above steps must be carried o time the register is initialized.

while the values written in bit13 and bit12 are used as the setting values for DnTCMP (n bits. However, based our testing, the adjustment of the amplitude by DnTAMP (n = 1, 0) effects only in several millivolts.

# • Adjustment register for Tx10 waveform output

D.,	D'AN.	Initial	D 044	B
Bit	Bit Name	Value	R/W	Description
15	D1TAMP	0	R/W	These bits adjust the amplitude.
14	D0TAMP	1	R/W	11: Amp 2 stp+
				10: Amp 1 stp+
				01: Regular
				00: Amp 1 stp-
13	D1TCMP	0	R/W	These bits adjust the slope (transition time)
12	D0TCMP	0	R/W	steps up, the gentler the slope is).
				11: Three steps up
				10: Two steps up
				01: One step up
				00: Regular
11 to 0	_	0	RO	Reserved
				The write value should always be 0.

		mode).
20	H'0000	Terminate the register write mode (return to nor
20	H'4418	Validate the setting value (in Tx10 case).
23	H'xxxx	Write the setting value (in the "Regular" case, the value of this register is H'4000).
20	H'0400	Finish register write mode setting.

riegister write mode setting (continued)

Note: To make the LSI enter the mode for setting the waveform adjustment, the Tx must be selected, instead of the Tx10 mode. The setting of the waveform adjustment is initialized during the auto-negotiation p

#### (c) **Detailed Descriptions**

The detailed descriptions of the functions of the adjustment registers for Tx100 wavefor are given below.

- 1. External Specification for Waveform Generation
  - Compliance tests include the items of the Rise Time (+/-ve) and Fall Time (+/-ve) in

Therefore, the on-chip PHY module of this LSI is designed to transfer from 0 V to 1

when the PHY module is reset (including a system reset of the LSI).

"Tx100". The specified values are from 3 ns to 5 ns, respectively.

6 7

8 9

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

2 [ns] $\sim$	750 [mv]	
3 [ns] $\sim$	1 [v]	

# Time ranges

In this case, four-divided time ranges are generated on internal clocks, at first. Rise tincontrolled as the divided numbers are controlled.


Total transition time is controlled as each timing in each time range is shifted on the I in the adjustment registers.

Each slope in each time range is set on the DnCMP bits.

### • Voltage levels

The voltage levels are also divided in four. The levels are modified at once as the man amplitude, the standard, is controlled on the DnA bits.





RENESAS

Rev. 6.00 Jul. 15, 2009 Pag

	Division 3	3 ns	Sublevel 3		750 mV		
	Division 4	4 ns	Sublevel 4		1 V		
		1					
	Time ranges evenly divided (Tr/4) are adjusted on DnSL bits, and consequently the total Tr value is also adjusted.				Each sublevel is adjusted on the Vovalue, controlled on DnA bits (even divided by Vout/4).		

→"Transition time is controlled on DnSL"

# Adjustment effects

The amplitude and the transition time (the slope) are controlled independently, as sho above.

→"Amplitude is controlled on DnA"

The slope is controlled on the DnSL bits and DnCMP bits together. However, since it difficult to express the generated analog waveforms quantitatively, the waveforms muensured on the actual boards.

#### (d) Other Control Methods

The methods, shown below for your reference, may have some bad effects or disadvantage. Therefore, if the methods will be used, it is necessary to confirm the advantage and disad sufficiently.



- Advantage:
- The amplitudes in Tx10 depend on VccnA (meaning PVCC in the example of coabove; n = 1 to 3). Increasing VccnA increases the amplitudes, while decreasing decreases the amplitudes.

The amplitudes in Tx100 also depend on VccnA, though, less than in Tx100. The amplitudes in Tx10 can be adjusted with modifying VccnA, with no influence or results in Tx100.

— Disadvantage:

However, since VccQ and VccnA are connected with diode inside this LSI, the potential difference in them may damage the LSI's reliability. Therefore, the met

the disadvantage that VccQ must be adjusted simultaneously.

Rev. 6.00 Jul. 15, 2009 Pag

- Layer 3: Power layer
  - Layer 4: Bottom layer (solder side), which is a signal layer

#### (2) Impedance Control

Ideally, impedance control should satisfy the following.

- Single ended traces: 51 ohm  $\pm 10\%$
- Differential pairs: 99 ohm ±10%
- No restrictions on the impedance of short power/grand traces

#### (3) Vias

Vias are a source of impedance mismatches and distorted waveforms on transmission line can cause problems of signal integrity (noise) and EMI issues. For differential signals and signal traces, avoid using vias on the signal lines whenever possible. If vias are used on s signal traces, ensure that they do not create problems by simulation or other means.

#### (4) Notes on Routing

Stubs (branching) cause signal reflections, so they should be 12.7 mm (0.5 inch) or shorter critical nets.


Stagger is a bad source of crosstalk, so all the signal traces around the PHY should be 25 inch) or shorter.

Rev. 6.00 Jul. 15, 2009 Page 678 of 816



An example of connection with a pulse transformer (RJ45) is shown in figure 22.10. Th such as C1 and R2 in the following explanation are the part numbers indicated in figure

# (1) Example of Connection with a Pulse Transformer (RJ45)



(even if the magnetic is in the RJ45 connector).

Figure 22.10 Example of Connection with a Pulse Transformer (RJ45)



Rev. 6.00 Jul. 15, 2009 Pag

#### (3) Ground Planes

Layer 2 is divided into logic ground plane and frame ground plane.

connected to the system ground and the shielding of the RJ45 socket so that it is grounde Beware that this ground plane cuts impact the routing on adjacent signal layers.

The logic ground is the combination of digital ground and analog ground. The frame gro

Signal traces of L1 and L4 should not run across the cuts in the ground plane to avoid immismatches and EMI problems. Minimize the frame ground area so as to make the logic large and solid as possible. Connect the logic ground and frame ground by a ferrite bead signal trace to provide a DC path. For safety, exclude the area near the leads of the RJ45 ground area.

#### (4) Common Power Plane

Layer 3 consists of multiple power planes of Vcc and Vcc for PLL1 and PLL2, which sup V, and VccQ and VccnA (n=1 to 3), which supply 3.3 V. VccnA is made up of an area of power for the RJ45 (connector-type pulse transformer) and an area of analog power for the

### (5) Sample Routing

In the above example, the ground layer is simply divided into two planes while the power divided into more planes. Therefore, the top layer (component side) is superior to the bot (solder side) in terms of signal integrity. If possible, all the critical signals of the PHY, di signal pairs for example, should be wired in the top layer without any vias.

Another important thing to be noted about differential signal pairs is that the pair of trace pair must be strictly equal in length to minimize duty cycle distortion and common mode radiation.

Rev. 6.00 Jul. 15, 2009 Page 680 of 816





Rev. 6.00 Jul. 15, 2009 Pag

Rev. 6.00 Jul. 15, 2009 Page 682 of 816

REJ09B0237-0600

Selectable operation clock of the PHY module, the internal clock or the exclusive exclock for PHY.

But the clock of the on-chip PHY module has 25 MHz, fixed frequency.






Figure 23.1 Block Diagram of PHY-IF

Rev. 6.00 Jul. 15, 2009 Page 684 of 816

REJ09B0237-0600



### 23.2.1 PHY-IF Control Register (PHYIFCR)

Bit

Bit name

Initial

value

PHYIFCR is a 16-bit readable/writeable register, which sets the operation mode of the cPHY module. The changed bit values except co\_resetb are taken by the module reset of chip PHY with co\_resetb.

PHYIFCR is initialized by power-on-reset. It is also initialized as H'C000 in the standby

R/W

Description

	211 1141110	value		2 coor.p.nom
15		1	R	Reserved.
				This bit is always read as 1. The write valualways be 1.
14	co_resetb	1	R/W	Module reset
				Resets the on-chip PHY with software.
				0: reset state
				1: reset state is released (an initial value)
13	clksel	0	R/W	Clock selection
				Selects which to provide to on-chip PHY, to clock or the external clock.
				0: Uses the internal clock(mck) (an initial v
				1: Uses the external clock (CK_PHY)
12 to 3	3 —	0	R/W	Reserved.
				These bits are always read as 0. The write should always be 0.

or to to dott vo daring Transmit a Troopivo.
011: 100Base-TX Full Duplex. Auto-negotial

disabled.

CRS is active during Receive.

100: 100Base-TX Half Duplex is advertised. negotiation enabled.

identifier 1)[15-0]

CRS is active during Transmit & Receive.

101: Reserved. (Do not set this mode.)

110: Power Down mode. In this mode the P

wake-up in Power-Down mode (an initi 111: All capable. Auto-negotiation enabled.

23.2.2 PHY-IF SMI Register 2 (PHYIFSMIR2)

in the case of the module reset the on-chip PHY module.

PHYIFSMIR2 is a 16-bit readable/writeable register, which sets the initial value of SMI

The changes of this register are taken by the on-chip PHY module reset with co\_resetb.

PHYIFSMIR2 is initialized by power-on-reset. It is also initialized as H'0000 in the stand

	<b>7</b> 1			
Bit	Bit name	Initial value	R/W	Description
15 to 0	co_reg2_oui_in[15-0]	All 0	R/W	The initial value of SMI register 2 (=

Rev. 6.00 Jul. 15, 2009 Page 686 of 816

REJ09B0237-0600



# 23.2.4 PHY-IF Address Register (PHYIFADDRR)

PHY module.

PHYIFADDRR is a 16-bit readable/writeable register, which sets the PHY address of the

The changes of this register are taken by the on-chip PHY module reset with  $co\_resetb$ .

PHYIFADDRR is initialized by power-on-reset. It is also initialized as H'0000 in the stamode.

Bit	Bit name	Initial value	R/W	Description
15 to 5	_	All 0	R	Reserved.
				These bits are always read as 0. The w should always be 0.
4 to 0	co_st_phyadd[4-0]	All 0	R/W	The initial value of PHY address

14 to 0	_	0	R	Reserved.
				These bits are always read as 0. The wrishould always be 0.

Please set up with below procedures.

- 1. Release of module stop
  - First of all, release the module stop (MSTP20 of STBCR4), if PHY-IF is in module
- 2. Power Up Reset

Check the release of power up reset mode, shown in the copwruprst-bit of PHYIFS value "0".

3. Activation of the on-chip PHY module

To activate the on-chip PHY module, set the pin function registers of Port C as some EtherC function, that is, I/O ports and LED outputs of the on-chip PHY.

- PCCRH2 = H'0000
- PCCRL1 = H'0000
- PCCRL2 = H'FF00

In this case, the LNKSTA input pin of the EtherC is deselected. As the link output o chip PHY and link input of the EtherC are connected in this LSI, the link signal char interrupt can be generated in the same way as the external PHY LSI is used.

4. Set up of the clock

In the case of utilizing the internal clock from CPG, you have to set up the MCLKC. the reset period of the on-chip PHY. Set the input clock of the PHY module as 25 M adjusting the FRQCR and MCLKCR.

Do this set up before module reset of the on-chip PHY.

propagation of reset signal within the PHY.

7. Set up the on-chip PHY module with the MII management frame.

The procedures after this step are set up by the MII management frame like an external LSI on the market.

Please refer the section of PHY module about the each settings of it.

## 23.3.2 The Procedures of Set Up the External PHY LSI

In the case of utilizing the external PHY LSI, select the EtherC function of the pin function controllers and then set up the internal registers of the PHY LSI with the MII management

1. Activation of the external PHY LSI.

Select the EtherC functions with pin function controller.

- PCCRH2 = H'0155
- PCCRL1 = H'5555
- PCCRL2 = H'5555
- 2. Set up the external PHY LSI with the MII management frame.

Following procedures are set up by the MII management frame.

About the each settings of the PHY LSI that you utilize, please refer the documents o



- When registers consist of 16 or 32 bits, the addresses of the MSBs are given.
  - Registers are classified according to functional modules.

    - The numbers of Access Cycles are given.
  - 2. Register bits

  - Bit configurations of the registers are listed in the same order as the register addresse Reserved bits are indicated by — in the bit name column.
  - Space in the bit name field indicates that the entire register is allocated to either the
    - For the registers of 16 or 32 bits, the MSB is listed first.
  - 3. Register states in each operating mode
  - Register states are listed in the same order as the register addresses.
  - The register states shown here are for the basic operating modes. If there is a specific an on-chip peripheral module, refer to the section on that on-chip peripheral module

DMA transfer count register_0	DMATCR_0	32	H'F8010028	DMAC	16/3
DMA channel control register_0	CHCR_0	32	H'F801002C	DMAC	8/16
DMA source address register_1	SAR_1	32	H'F8010030	DMAC	16/3
DMA destination address register_1	DAR_1	32	H'F8010034	DMAC	16/3
DMA transfer count register_1	DMATCR_1	32	H'F8010038	DMAC	16/3
DMA channel control register_1	CHCR_1	32	H'F801003C	DMAC	8/16
DMA source address register_2	SAR_2	32	H'F8010040	DMAC	16/3
DMA destination address register_2	DAR_2	32	H'F8010044	DMAC	16/
DMA transfer count register_2	DMATCR_2	32	H'F8010048	DMAC	16/
DMA channel control register_2	CHCR_2	32	H'F801004C	DMAC	8/1
DMA source address register_3	SAR_3	32	H'F8010050	DMAC	16/
DMA destination address register_3	DAR_3	32	H'F8010054	DMAC	16/
DMA transfer count register_3	DMATCR_3	32	H'F8010058	DMAC	16/
DMA channel control register_3	CHCR_3	32	H'F801005C	DMAC	8/1
DMA operation register	DMAOR	16	H'F8010060	DMAC	16
Port A data register H	PADRH	16	H'F8050000	I/O	8/16
Port A IO register H	PAIORH	16	H'F8050004	I/O	8/1
Port A control register H1	PACRH1	16	H'F8050008	I/O	8/1
Port A control register H2	PACRH2	16	H'F805000A	I/O	8/1
Port B data register L	PBDRL	16	H'F8050012	I/O	8/1
Port B IO register L	PBIORL	16	H'F8050016	I/O	8/1

Appreviation of bits

32

32

RENESAS

SAR\_0

DAR\_0

Address

H'F8010020

H'F8010024

wodule

DMAC

DMAC

ACC

16/3

16/3

Register name

DMA source address register\_0

DMA destination address register\_0

Rev. 6.00 Jul. 15, 2009 Page 692 of 816

REJ09B0237-0600

#### Port E control register H1 PECRH1 16 Port E control register H2 PECRH2 16 Port E control register L1 PECRL1 16 Port E control register L2 PECRL2 16 Interrupt priority register C **IPRC** 16 Interrupt priority register D **IPRD** 16 Interrupt priority register E **IPRE** 16 Interrupt priority register F **IPRF** 16 Interrupt priority register G **IPRG** 16 DMA extended resource selector 0 DMARS0 16 DMA extended resource selector 1 DMARS1 16 Standby control register 3 STBCR3 8

PCCRL2

**PDDRL** 

**PDIORL** 

PDCRL2

PEDRH

**PEDRL** 

**PEIORH** 

**PEIORL** 

16

16

16

16

16

16

16

16

Port C control register L2

Port D control register L2

Port E data register H

Port E data register L

Port E IO register H

Port E IO register L

Port D data register L

Port D IO register L



RENESAS

111 0000020

H'F805002E

H'F8050032

H'F8050036

H'F805003E

H'F8050040

H'F8050042

H'F8050044

H'F8050046

H'F8050048

H'F805004A

H'F805004C

H'F805004E

H'F8080000

H'F8080002

H'F8080004

H'F8080006

H'F8080008

H'F8090000

H'F8090004

H'F80A0000

I/O

INTC

INTC

INTC

INTC

INTC

DMAC

DMAC

Power-

down mode

Rev. 6.00 Jul. 15, 2009 Pag

8/

8/

8/

8/

8/

8/

8/

8/

8/

8/

8/

8/

16

16

16

16

16

16

16

Watch dog timer counter	WTCNT
Watch dog timer control/status register	WTCSR
Standby control register 2	STBCR2
Serial mode register_0	SCSMR_0
Bit rate register_0	SCBRR_0
Serial control register_0	SCSCR_0
Transmit FIFO data register_0	SCFTDR_0
Serial status register_0	SCFSR_0
Receive FIFO data register_0	SCFRDR_0
FIFO control register_0	SCFCR_0
FIFO data count register_0	SCFDR_0
Serial port register_0	SCSPTR_0
Line status register_0	SCLSR_0

Rev. 6.00 Jul. 15, 2009 Page 694 of 816

REJ09B0237-0600

IRQUR

**IRQSR** 

**IPRA** 

**IPRB** 

**FRQCR** 

STBCR

10

16

16

16

16

8

H F8140002

H'F8140004

H'F8140006

H'F8140008

H'F815FF80

H'F815FF82

H'F815FF84

H'F815FF86

H'F815FF88

H'F8400000

H'F8400004

H'F8400008

H'F840000C

H'F8400010

H'F8400014

H'F8400018

H'F840001C

H'F8400020

H'F8400024

8/16

8/16

8/16

8/16

16

8

8/16

8/16

16

8

16

16

8

16

16

16

16

INTC

INTC

INTC

**CPG** 

Power-

down mode

WDT

**WDT** 

Powerdown mode

SCIF\_0

IRQ control register

IRQ status register

Interrupt priority register A

Interrupt priority register B

Frequency control register

Standby control register





#### Serial status register\_2 SCFSR\_2 16 H'F8420010 SCIF\_2 Receive FIFO data register 2 SCFRDR 2 SCIF 2 H'F8420014 8 FIFO control register\_2 SCFCR\_2 16 SCIF\_2 H'F8420018 FIFO data count register 2 SCFDR\_2 16 H'F842001C SCIF\_2 SCIF 2 Serial port register 2 SCSPTR 2 16 H'F8420020 Line status register\_2 SCLSR\_2 16 SCIF\_2 H'F8420024 Mode register SIMDR 16 H'F8480000 SIOF Clock select register SISCR 16 H'F8480002 SIOF Transmit data assign register SIOF SITDAR 16 H'F8480004 SIOF Receive data assign register SIRDAR 16 H'F8480006 SIOF Control data assign register SICDAR 16 H'F8480008 Control register SICTR 16 H'F848000C SIOF FIFO control register SIFCTR 16 SIOF H'F8480010 SIOF Status register SISTR 16 H'F8480014 Interrupt enable register SIIER 16 H'F8480016 SIOF Transmit data register SITDR 32 H'F8480020 SIOF

SIRDR

SCLSR 1

SCSMR\_2

SCBRR 2

SCSCR 2

SCFTDR\_2

SCSPTR 1

16

16

16

8

16

8

I II O data codifi register\_ i

Serial Port register 1

Line status register 1

Serial mode register\_2


Serial control register 2

Receive data register

Transmit FIFO data register\_2

Bit rate register 2





Rev. 6.00 Jul. 15, 2009 Pag

111 07 100 10

H'F8410020

H'F8410024

H'F8420000

H'F8420004

H'F8420008

H'F842000C

SCIF 1

SCIF\_1

SCIF\_2

SCIF 2

SCIF 2

SCIF\_2

16

16

16

8

16

8

16

16

16

16

16

16

16

16

16

16

16

16

16

16

32

32

HIF index register HIF general status register HIF status/control register HIF memory control register	HIFIDX HIFGSR HIFSCR	32 32
HIF status/control register		
	HIFSCR	
HIE memory control register	_	32
in memory control register	HIFMCR	32
HIF internal Interrupt control register	HIFIICR	32
HIF external Interrupt control register	HIFEICR	32
HIF address register	HIFADR	32
HIF data register	HIFDATA	32
HIFDREQ trigger register	HIFDTR	32
HIF bank Interrupt control register	HIFBICR	32
HIF boot control register	HIFBCR	32

i i i i i i status register

Compare match counter\_0

Compare match counter\_1

REJ09B0237-0600

Compare match timer constant

register\_0

register\_0

register\_1

Compare match timer start register

Compare match timer control/status

Compare match timer control/status

1 111111 011

CMCSR\_0

CMCNT\_0

CMCOR\_0

CMCSR\_1

CMCNT\_1

16

16

16

16

16

16

RENESAS

CMSTR

111 0430010

H'F84A0070

H'F84A0072

H'F84A0074

H'F84A0076

H'F84A0078

H'F84A007A H'F84A007C

H'F84D0000

H'F84D0004

H'F84D0008

H'F84D000C

H'F84D0010

H'F84D0014

H'F84D0018

H'F84D001C

H'F84D0020

H'F84D0024

H'F84D0040

0/10

8/16

8/16

8/16

8/16

8/16

8/16

8/16

32

32

32

32

32

32

32

32

32

32

32

CMT

CMT

CMT

CMT

CMT

CMT

CMT

HIF

Refresh time constant register	RTCOR	32	H'F8FD0050	BSC
E-DMAC mode register	EDMR	32	H'FB000000	E-DMAC
E-DMAC transmit request register	EDTRR	32	H'FB000004	E-DMAC
E-DMAC receive request register	EDRRR	32	H'FB000008	E-DMAC
Transmit descriptor list start address register	TDLAR	32	H'FB00000C	E-DMAC
Receive descriptor list start address register	RDLAR	32	H'FB000010	E-DMAC
EtherC/E-DMAC status register	EESR	32	H'FB000014	E-DMAC
EtherC/E-DMAC status interrupt permission register	EESIPR	32	H'FB000018	E-DMAC
Transmit/receive status copy enable register	TRSCER	32	H'FB00001C	E-DMAC
Receive missed-frame counter register	RMFCR	32	H'FB000020	E-DMAC
Transmit FIFO threshold register	TFTR	32	H'FB000024	E-DMAC
FIFO depth register	FDR	32	H'FB000028	E-DMAC

COOVICII

CS4WCR

CS5BWCR

CS6BWCR

SDCR

RTCSR

**RTCNT** 

32

32

32

32

32

32

Wall control register for area o

Wait control register for area 4

Wait control register for area 5B

Wait control register for area 6B


Refresh timer control/status register

Receiving method control register

SDRAM control register

Refresh timer counter





Rev. 6.00 Jul. 15, 2009 Pag







32

32

32

32

32

32

REJ09







32

32

32



000

**BSC** 

**BSC** 

**BSC** 

**BSC** 

**BSC** 

**BSC** 

111 01 00020

H'F8FD0030

H'F8FD0038

H'F8FD0040

H'F8FD0044

H'F8FD0048

H'F8FD004C

register					
EtherC mode register	ECMR	32	H'FB000160	EtherC	3
EtherC status register	ECSR	32	H'FB000164	EtherC	(
EtherC interrupt permission register	ECSIPR	32	H'FB000168	EtherC	;
PHY interface register	PIR	32	H'FB00016C	EtherC	
MAC address high register	MAHR	32	H'FB000170	EtherC	
MAC address low register	MALR	32	H'FB000174	EtherC	
Receive frame length register	RFLR	32	H'FB000178	EtherC	
PHY status register	PSR	32	H'FB00017C	EtherC	
Transmit retry over counter register	TROCR	32	H'FB000180	EtherC	
Delayed collision detect counter register	CDCR	32	H'FB000184	EtherC	
Lost carrier counter register	LCCR	32	H'FB000188	EtherC	
Carrier not detect counter register	CNDCR	32	H'FB00018C	EtherC	
CRC error frame receive counter register	CEFCR	32	H'FB000194	EtherC	
Frame receive error counter register	FRECR	32	H'FB000198	EtherC	
Too-short frame receive counter register	TSFRCR	32	H'FB00019C	EtherC	
Too-long frame receive counter register	TLFRCR	32	H'FB0001A0	EtherC	
Residual-bit frame counter register	RFCR	32	H'FB0001A4	EtherC	
Multicast address frame receive counter register	MAFCR	32	H'FB0001A8	EtherC	



32

RENESAS

H'FB0001B4

EtherC

32

**IPGR** 

IPG setting register

Break address mask register B	BAMRB	32	H'FFFFFA4	UBC	32			
Break bus cycle register B	BBRB	16	H'FFFFFA8	UBC	16			
Branch source register	BRSR	32	H'FFFFFFAC	UBC	32			
Break address register A	BARA	32	H'FFFFFB0	UBC	32			
Break address mask register A	BAMRA	32	H'FFFFFB4	UBC	32			
Break bus cycle register A	BBRA	16	H'FFFFFB8	UBC	16			
Branch destination register	BRDR	32	H'FFFFFBC	UBC	32			
Cache control register 1	CCR1	32	H'FFFFFEC	Cache	32			
Note: * The numbers of access cycles are eight bits when reading and 16 bits when w								

BARB

32

H'FFFFFA0

UBC

32

Break address register B

DAR_0									
DMATCR_0									
CHCR_0	_	_	_	_	_	_	_	_	
	DO	TL	_	_	_	_	AM	AL	
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0	
	DL	DS	ТВ	TS1	TS0	ΙE	TE	DE	
SAR_1									
DAR_1									

Rev. 6.00 Jul. 15, 2009 Page 700 of 816 REJ09B0237-0600



DAR_2								
DMATCR_2								
CHCR_2	_	_	_	_	_	_	_	_
	DO	TL	_	_	_	_	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	DL	DS	ТВ	TS1	TS0	ΙE	TE	DE
SAR_3								

SAR\_2



Rev. 6.00 Jul. 15, 2009 Pag

	DL	D3	10	131	130	IL.	16	DL
DMAOR	_	_	CMS1	CMS0	_	_	PR1	PR0
	_	_	_	_	_	AE	NMIF	DME
PADRH	_	_	_	_	_	_	PA25DR	PA24DR
	PA23DR	PA22DR	PA21DR	PA20DR	PA19DR	PA18DR	PA17DR	PA16DR
PAIORH	_	_	_	_	_	_	PA25IOR	PA24IOF
	PA23IOR	PA22IOR	PA21IOR	PA20IOR	PA19IOR	PA18IOR	PA17IOR	PA16IOF
PACRH1								
					PA25MD1	PA25MD0	PA24MD1	PA24MD
PACRH2	PA23MD1	PA23MD0	PA22MD1	PA22MD0	PA21MD1	PA21MD0	_	PA20MD
	_	PA19MD0	_	PA18MD0	_	PA17MD0	_	PA16MD
PBDRL		_	PB13DR	PB12DR	PB11DR	PB10DR	PB9DR	PB8DR
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR
PBIORL			PB13IOR	PB12IOR	PB11IOR	PB10IOR	PB9IOR	PB8IOR
	PB7IOR	PB6IOR	PB5IOR	PB4IOR	PB3IOR	PB2IOR	PB1IOR	PB0IOR
PBCRL1	_	_	_		_	PB13MD0	_	PB12MD
	_	PB11MD0	_	PB10MD0	_	PB9MD0	_	PB8MD0
PBCRL2	_	PB7MD0	_	PB6MD0	_	PB5MD0	_	PB4MD0
	_	PB3MD0	_	PB2MD0	_	PB1MD0	_	PB0MD0



AM

RS1

ΤE PR1 ΑL

RS0

DE

CHCR\_3

DO

DM1

DL

TL

DM0

DS

SM0

TS1

SM1

ТВ

RS3

TS0

RS2

ΙE

	PD7IOR	PD6IOR	PD5IOR	PD4IOR	PD3IOR	PD2IOR
PDCRL2	PD7MD1	PD7MD0	PD6MD1	PD6MD0	PD5MD1	PD5MD0
	PD3MD1	PD3MD0	PD2MD1	PD2MD0	PD1MD1	PD1MD0
PEDRH	_	=	_	_	_	_
	PE23DR	PE22DR	PE21DR	PE20DR	PE19DR	PE18DR
PEDRL	PE15DR	PE14DR	PE13DR	PE12DR	PE11DR	PE10DR
	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR
PEIORH		_	_	_	_	_
	PE23IOR	PE22IOR	PE21IOR	PE20IOR	PE19IOR	PE18IOR
PEIORL	PE15IOR	PE14IOR	PE13IOR	PE12IOR	PE11IOR	PE10IOR
	PE7IOR	PE6IOR	PE5IOR	PE4IOR	PE3IOR	PE2IOR
PECRH1		_	_	_	_	_
	_	_	_	_	—	_

1 0/1011

PC7MD1

PD7DR

PCCRH2

PCCRL1

PCCRL2

**PDDRL** 

**PDIORL** 

1 001011

PC19MD0 —

PC15MD0 —

PC11MD0 —

PC7MD0

PC3MD0

PD6DR

1 031011

PC6MD1

PD5DR

1 041011

PC18MD0 —

PC14MD0 —

PC10MD0 —

PC6MD0

PC2MD0

PD4DR

1 031011

PC5MD1

PD3DR

1 021011

PC9MD0

PC5MD0

PC1MD0

PD2DR

PC17MD0 —

PC13MD0 —

PC4MD1

PD1DR

PD1IOR

PD4MD1

PE9DR

PE1DR

PE9IOR

PE24MD1

Rev. 6.00 Jul. 15, 2009 Pag





PE24N

REJ09

PC20N

PC16N

PC12N

PC8MI

PC4MI

PC0MI

PD0DF

PD0IO

PD4MI

PE8DF

PE0DF PE2410

	C0MID5	C0MID4	C0MID3	C0MID2	C0MID1
DMARS1	C3MID5	C3MID4	C3MID3	C3MID2	C3MID1
	C2MID5	C2MID4	C2MID3	C2MID2	C2MID1
STBCR3	_	_	_	MSTP15	_
STBCR4	_	_	_	MSTP23	_
MCLKCR	FLSCS1	FLSCS0	_	_	_
SDIR	TI7	TI6	TI5	TI4	TI3
	_	_	_	_	_
SDID	DID31	DID30	DID29	DID28	DID27
	DID23	DID22	DID21	DID20	DID19
	DID15	DID14	DID13	DID12	DID11
	DID7	DID6	DID5	DID4	DID3

11 1107

IPRD15

IPRD7

IPRE15

IPRF15

IPRF7

IPRG15

C1MID5

Rev. 6.00 Jul. 15, 2009 Page 704 of 816

REJ09B0237-0600

**IPRD** 

**IPRE** 

**IPRF** 

**IPRG** 

DMARS0

11 1100

IPRD14

IPRD6

IPRE14

IPRF14

IPRF6

IPRG14

C1MID4

11 1100

IPRD13

IPRD5

IPRE13

IPRF13

IPRF5

IPRG13

C1MID3

11 1104

IPRD12

IPRD4

IPRE12

IPRF12

IPRF4

IPRG12

C1MID2

11 1100

IPRD11

IPRE11

IPRF11

IPRF3

C1MID1

11 1102

IPRD10

IPRE10

IPRF10

IPRF2

C1MID0

C0MID0

C3MID0

C2MID0

MSTP13

MSTP21

FLDIVS2

TI2

DID26

DID18

DID10

DID2

11 1101

IPRD9

IPRE9

IPRF9

IPRF1

C1RID1

C0RID1

C3RID1

C2RID1

MSTP12

MSTP20

FLDIVS1

TI1

DID25

DID17

DID9

DID1

11 1100

IPRD8

**IPRE8** 

**IPRF8** 

IPRF0

C1RID0

C0RID0

C3RID0

C2RID0

MSTP11

MSTP19

FLDIVS0

TI0

DID24

DID16

DID8

DID0



FRQCR	_	_	_	CKOEN	_
	_	_	_	_	_
STBCR	STBY	_	_	_	MDCHG
WTCNT	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3
WTCSR	TME	WT/IT	_	WOVF	IOVF
STBCR2	MSTP10	MSTP9	MSTP8	_	_
SCSMR_0	_	_	_	_	_
	C/A	CHR	PE	O/E	STOP
SCBRR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3
SCSCR_0	_	_	_	_	_
	TIE	RIE	TE	RE	REIE
SCFTDR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3
SCFSR_0	PER3	PER2	PER1	PER0	FER3
	ER	TEND	TDFE	BRK	FER
SCFRDR_0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3
SCFCR_0	_	_	_	_	_
	RTRG1	RTRG0	TTRG1	TTRG0	MCE

11 11/\(\tau\)

IPRB15

IPRB7

**IPRB** 

11 11/10

IPRB14

IPRB6

IPRB13

IPRB5

11 11/74

IPRB12

IPRB4

11 11/10

IPRB11

IPRB3

11 11/72

IPRB10

IPRB2

STC2

PFC2

Bit 2

CKS2

MSTP5

Bit 2

Bit 2

FER2

PER

11 11/

IPRB9

IPRB1

STC1

PFC1

Bit 1

CKS1

MSTP4



11 11/10

IPRB8

IPRB0

STC0

PFC0

Bit 0

CKS0

FER1 RDF

Rev. 6.00 Jul. 15, 2009 Pag

Bit 1

CKE1 Bit 0

Bit 0

CKE0

FER0

DR

Bit 0

RSTRG

LOOP

REJ09

CKS0

SCFCR_1		_	_	_	_					
	RTRG1	RTRG0	TTRG1	TTRG0	MCE					
SCFDR_1	_	_	_	T4	Т3					
	_	_	_	R4	R3					
SCSPTR_1	_	_	_	_	_					
	RTSIO	RTSDT	CTSIO	CTSDT	SCKIO					
SCLSR_1	_	_	_	_	_					
	_	_	_	_	_					
SCSMR_2	_	_	_	_	_					
	C/A	CHR	PE	O/E	STOP					
SCBRR_2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3					
SCSCR_2	_	_	_	_	_					
	TIE	RIE	TE	RE	REIE					
SCFTDR_2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3					
SCFSR_2	PER3	PER2	PER1	PER0	FER3					
	ER	TEND	TDFE	BRK	FER					
Rev. 6.00 J	ul. 15, 2009	Page 706	of 816							

OHILL

Bit 6

RIE

Bit 6

PER2

**TEND** 

Bit 6

Bit 5

TE

Bit 5

PER1

**TDFE** 

Bit 5

Bit 4

RE

Bit 4

PER0

BRK

Bit 4

SCBRR\_1

SCSCR\_1

SCFTDR\_1

SCFSR\_1

SCFRDR\_1

REJ09B0237-0600

Bit 7

TIE

Bit 7

PER3

ER

Bit 7



0101

Bit 3

REIE

Bit 3

FER3

**FER** 

Bit 3

Bit 2

Bit 2

FER2

PER

Bit 2

RSTRG2

**TFRST** 

SCKDT

Bit 2

Bit 2

FER2

PER

T2

R2

OIGOI

Bit 1

CKE1

Bit 1

FER1

RDF

Bit 1

RSTRG1

**RFRST** 

T1

R1

**SPBIO** 

CKS1

Bit 1

CKE1

Bit 1

FER1

RDF

OINOU

Bit 0

CKE0

Bit 0

FER0

DR

Bit 0

RSTRG0

LOOP

T0

R0

**SPBDT** 

**ORER** 

CKS0

Bit 0

CKE0

Bit 0

FER0

DR

	_	_	_	_	_	_	_	ORER
SIMDR	TRMD1	TRMD0	SYNCAT	REDG	FL3	FL2	FL1	FL0
	TXDIZ	RCIM	_	SYNCDL	_	_	_	_
SISCR	MSSEL	MSIMM	_	BRPS4	BRPS3	BRPS2	BRPS1	BRPS0
	_	_	_	_	_	BRDV2	BRDV1	BRDV0
SITDAR	TDLE	_	_	_	TDLA3	TDLA2	TDLA1	TDLA0
	TDRE	TLREP	_	_	TDRA3	TDRA2	TDRA1	TDRA0
SIRDAR	RDLE	_	_	_	RDLA3	RDLA2	RDLA1	RDLA0
	RDRE	_	_	_	RDRA3	RDRA2	RDRA1	RDRA0
SICDAR	CD0E	_	_	_	CD0A3	CD0A2	CD0A1	CD0A0
	CD1E	_	_	_	CD1A3	CD1A2	CD1A1	CD1A0
SICTR	SCKE	FSE	_	_	_	_	TXE	RXE
	_	_	_	_	_	_	TXRST	RXRST
SIFCTR	TFWM2	TFWM1	TFWM0	TFUA4	TFUA3	TFUA2	TFUA1	TFUA0
	RFWM2	RFWM1	RFWM0	RFUA4	RFUA3	RFUA2	RFUA1	RFUA0
SISTR	_	TCRDY	TFEMP	TDREQ	_	RCRDY	RFFUL	RDREC
	_	_	SAERR	FSERR	TFOVF	TFUDF	RFUDF	RFOVF
SIIER	TDMAE	TCRDYE	TFEMPE	TDREQE	RDMAE	RCRDYE	RFFULE	RDREC
	_	_	SAERRE	FSERRE	TFOVFE	TFUDFE	RFUDFE	RFOVF

SCLSR\_2



Rev. 6.00 Jul. 15, 2009 Pag

	SIRC115	SIRC114	SIRC113	SIRC112	SIRC111	
	SIRC17	SIRC16	SIRC15	SIRC14	SIRC13	
SPICR	SPIM	_	СРНА	CPOL	_	-
	_	_	SSAST1	SSAST0	_	-
PHYIFCR	_	co_resetb	cksel	_	_	-
	_	_	_	_	_	
PHYIFSMIR2	co_reg2_o ui_in[15]	co_reg2_o ui_in[14]	co_reg2_o ui_in[13]	co_reg2_o ui_in[12]	co_reg2_o ui_in[11]	-
	co_reg2_o ui_in[7]	co_reg2_o ui_in[6]	co_reg2_o ui_in[5]	co_reg2_o ui_in[4]	co_reg2_o ui_in[3]	
PHYIFSMIR3	co_reg3_o ui_in[15]	co_reg3_o ui_in[14]	co_reg3_o ui_in[13]	co_reg3_o ui_in[12]	co_reg3_o ui_in[11]	
	co_reg3_o ui_in[7]	co_reg3_o ui_in[6]	co_reg3_o ui_in[5]	co_reg3_o ui_in[4]	co_reg3_o ui_in[3]	
PHYIFADDRR	_	_	_	_	_	-
	_	_	_	co_st_phy add[4]	co_st_phy add[3]	





REJ09B0237-0600

Rev. 6.00 Jul. 15, 2009 Page 708 of 816

OII IDI I7

SITC015

SITC07

SITC115

SITC17

SIRC015

SIRC07

SITCR

SIRCR

OII IDI IO

SITC014

SITC06

SITC114

SITC16

SIRC014

SIRC06

OII IDI IO

SITC013

SITC05

SITC113

SITC15

SIRC013

SIRC05

OII IDI IT

SITC012

SITC04

SITC112

SITC14

SIRC012

SIRC04

OII IDI IO

SITC011

SITC03

SITC111

SITC13

SIRC011

SIRC03

21110112

SITC010

SITC02

SITC110

SITC12

SIRC010

SIRC02

SIRC110

SIRC12

co\_st\_

mode[2]

ui\_in[10]

ui\_in[2]

ui\_in[10]

ui\_in[2]

co\_st\_phy

add[2]

OILIDITI

SITC09

SITC01

SITC19

SITC11

SIRC09

SIRC01

SIRC19

SIRC11

FLD1

co\_st\_

mode[1]

ui\_in[9]

ui\_in[1]

ui\_in[9]

ui\_in[1]

co\_reg2\_o co\_reg2\_o co\_reg2\_o

co\_reg2\_o co\_reg2\_o co\_reg2\_o

co\_reg3\_o co\_reg3\_o co\_reg3\_o

co\_reg3\_o co\_reg3\_o co\_reg3\_o

co\_st\_phy

add[1]

OII IDI IO

SITC08

SITC00

SITC18

SITC10

SIRC08

SIRC00

SIRC18

SIRC10 SS0E

FLD0

co\_st\_

mode[0]

ui\_in[8]

ui\_in [0]

ui\_in[8]

ui\_in[0]

co\_st\_phy

add[0]

HIFIDX	_	_	_	_	_
	_	_	_	_	_
	_	_	_	_	_
	REG5	REG4	REG3	REG2	REG1
HIFGSR	_	_	_	_	_
	_	_	_	_	_
	STATUS15	STATUS14	STATUS13	STATUS12	STATUS11
	STATUS7	STATUS6	STATUS5	STATUS4	STATUS3
HIFSCR	_	_	_	_	_
	_	_	_	_	_
	_	_	_	_	DMD

Bit 7

Bit 15

Bit 7

CMF

Bit 15

Bit 7

Bit 15

Bit 7

CMCOR\_0

CMCSR\_1

CMCNT\_1

CMCOR\_1

Bit 6

Bit 14

Bit 6

CMIE

Bit 14

Bit 6

Bit 14

Bit 6

Bit 5

Bit 13

Bit 5

Bit 13

Bit 5

Bit 13

Bit 5

MD1

Bit 4

Bit 12

Bit 4

Bit 12

Bit 4

Bit 12

Bit 4

Bit 3

Bit 11

Bit 3

Bit 11

Bit 3

Bit 11

Bit 3

Bit 2

Bit 10

Bit 2

Bit 10

Bit 2

Bit 10

Bit 2

REG0

**DPOL** 

**WBSWP** 

Bit 1

Bit 9

Bit 1

CKS1

Bit 9

Bit 1

Bit 9

Bit 1

BYTE1

Bit 0

Bit 8

Bit 0

CKS0

Bit 8

Bit 0

Bit 8

Bit 0



RENESAS

BMD

EDN

Rev. 6.00 Jul. 15, 2009 Pag

STATUS10 STATUS9 STATUS STATUS2 STATUS1 STATUS

BYTE0



HIFEICR			_	_				
	_	_	_	_	_	_	_	_
	EIC6	EIC5	EIC4	EIC3	EIC2	EIC1	EIC0	EIR
HIFADR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	—	A9	A8
	A7	A6	<b>A</b> 5	A4	А3	A2	_	_
HIFDATA	D31	D30	D29	D28	D27	D26	D25	D24
	D23	D22	D21	D20	D19	D18	D17	D16
	D15	D14	D13	D12	D11	D10	D9	D8
	D7	D6	D5	D4	D3	D2	D1	D0
HIFDTR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_
		_	_	_	_	_	_	_
	_	_	_	_	_	_	_	DTRG
HIFBICR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_
		=	=	=	=	_	BIE	BIF



	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0
	TYPE3	TYPE2	TYPE1	TYPE0	_
	_	_	_	_	_
CS5BBCR	_	_	IWW1	IWW0	_
	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0
	TYPE3	TYPE2	TYPE1	TYPE0	_
	_	_	_	_	_
CS6BBCR	_	_	IWW1	IWW0	_
	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0
	TYPE3	TYPE2	TYPE1	TYPE0	_
	_	_	_	_	_

IWW1

TYPE1

IWW1

TYPE1

IWW1

IWRWS0

TYPE2

TYPE2

IWRWS1 IWRWS0

IWW0

IWRRD1

TYPE0

IWW0

IWRRD1

TYPE0

IWW0

CS0BCR

CS3BCR

CS4BCR

IWRWS1

TYPE3

TYPE3



**IWRRD0** 

IWRRD0

I IIZIVILIVI

IWRWD0

**IWRRS1** 

IWRWD0

**IWRRS1** 

IWRWD0 — IWRRS1 IWI

BSZ0

BSZ0

IWRWD0

BSZ0

IWRWD0

BSZ0

BSZ0

IWRWD1

BSZ1

IWRWD1

BSZ1

IWRWD1

BSZ1

BSZ1

IWRWD1

BSZ1

IWRWD1

IIIZOIVI

**IWRRS0** 

**IWRRS0** 

**IWRRS0** 

**IWRRS0** 

**IWRRS0** 

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

CS3WCR								
(when SDRAM is in use)	_							_
10 111 400)	_	WTRP1	WTRP0	_	WTRCD1	WTRCD0	_	A3CL1
	A3CL0	_	_	TRWL1	TRWL0	_	WTRC1	WTRC0
CS4WCR			_	_	_		_	_
				BAS	_	WW2	WW1	WW0
	_		_	SW1	SW0	WR3	WR2	WR1
	WR0	WM	_	_	_	_	HW1	HW0
CS5BWCR	_	_	_	_	_	_	_	_
	_		_	_	_	WW2	WW1	WW0
	_	_	_	SW1	SW0	WR3	WR2	WR1
	WR0	WM					HW1	HW0
CS5BWCR	_	_	_	_	_	_	_	_
(when PCMCIA is in use)	_	_	SA1	SA0	_	_	_	_
13 111 430,	_	TED3	TED2	TED1	TED0	PCW3	PCW2	PCW1
	PCW0	WM	_	_	TEH3	TEH2	TEH1	TEH0
CS6BWCR	_	_	_	_	_	_	_	_
	_	_	_	BAS	_	_	_	_

SW1

Rev. 6.00 Jul. 15, 2009 Page 712 of 816 REJ09B0237-0600

WR0

WM



SW0

WR3

WR2

HW1

WR1

HW0

CMF		_	_	_	_	_	_	
RTCNT       — <td></td> <td></td> <td>=</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td>			=	_	_	_	_	_
		CMF	_	CKS2	CKS1	CKS0	RRC2	RRC1
RTCOR       — <td>RTCNT</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td>	RTCNT	_	_	_	_	_	_	_
RTCOR       — <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td>		_	_	_	_	_	_	_
RTCOR       — <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td>		_	_	_	_	_	_	_
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
EDMR	RTCOR	_	=	_	_	_	_	_
EDMR		_	_	_	_	_	_	_
EDMR		_	_	_	_	_	_	_
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
	EDMR	_	_	_	_	_	_	_
			=	_	_	_	_	_
		_	_	_	_	_	_	_
EDTRR — — — — — — — — — — — — — — — — — —		_	DE	DL1	DL0	_	_	_
	EDTRR	_	_	_	_	_	_	_
			_		_	_	_	_
		_	_	_	_	_	_	=
				_	_			_

RTCSR



Rev. 6.00 Jul. 15, 2009 Pag

ASCOLU

RRC0

Bit 0

Bit 0

SWR

TR

REJ09

	_	_	_	_	CND
	RMAF	_	_	RRF	RTLF
EESIPR	_	TWBIP	_	_	_
	ADEIP	ECIIP	TCIP	TDEIP	TFUFIP
	_	_	_	_	CNDIP
	RMAFIP	_	_	RRFIP	RTLFIP
TRSCER	_	_	_	_	_
	_	_	_	_	_
		_	_	_	CNDCE
	RMAFCE	_	_	RRFCE	RTLFC
RMFCR	_	_	_	_	_
	_	_	_	_	_
	MFC15	MFC14	MFC13	MFC12	MFC11
	MFC7	MFC6	MFC5	MFC4	MFC3



IDLA

RDLA31

RDLA23

RDLA15

RDLA7

ADE

**RDLAR** 

**EESR** 

IDLAU

RDLA30

RDLA22

RDLA14

RDLA6

TWB

ECI

IDLAS

RDLA29

RDLA21

RDLA13

RDLA5

TC

IDLAT

RDLA28

RDLA20

RDLA12

RDLA4

TDE

IDLAG

RDLA27

RDLA19

RDLA11

RDLA3

**TFUF** 

IDLAZ

RDLA26

RDLA18

RDLA<sub>10</sub>

RDLA2

**TABT** 

FR

DLC

**RTSF** 

**TABTIP** 

**FRIP** 

**DLCIP** 

**RTSFIP** 

DLCCE

**RTSFCE** 

MFC10

MFC2

IDLAI

RDLA25

RDLA17

RDLA9

RDLA1

**RABT** 

RDE

CD

PRE

**RABTIP** 

**RDEIP** 

CDIP

**PREIP** 

CDCE

**PRECE** 

MFC9

MFC1

IDLAU

RDLA24

RDLA16

RDLA8

RDLA0

**RFCOF** RFOF

TRO

CERF

**RFCOFIP** 

**RFOFIP** 

**TROIP** 

**CERFIP** 

TROCE

**CERFCE** 

MFC8

MFC0

EDOCR	_	_	_	_	_
	_	_	_	_	_
	_	_	_	_	_
	_	_	_	_	FEC
FCFTR	_	_	_	_	_
	_	_	_	_	_
	_	=	_	_	_
	_	=	_	_	_
TRIMD	_	_	_	_	_
	_	=	_	_	_
	_	=	_	_	_
	_	_	_	_	_
RBWAR	RBWA31	RBWA30	RBWA29	RBWA28	RBWA27
	RBWA23	RBWA22	RBWA21	RBWA20	RBWA19
	RBWA15	RBWA14	RBWA13	RBWA12	RBWA11
	RBWA7	RBWA6	RBWA5	RBWA4	RBWA3

**RMCR** 



111 02

AEC

RFF2

RFD2

RBWA26

RBWA18

RBWA10

RBWA2

וטוו

EDH

RFF1

RFD1

RBWA25

RBWA17

RBWA9

RBWA1

Rev. 6.00 Jul. 15, 2009 Pag

ווו טט

RNC

RFF0

RFD0

TIS

RBWA24

RBWA16

RBWA8

RBWA0

	TDFA23	TDFA22	TDFA21	TDFA20	TDFA19	TDFA18	TDFA17	TDFA16
	TDFA15	TDFA14	TDFA13	TDFA12	TDFA11	TDFA10	TDFA9	TDFA8
	TDFA7	TDFA6	TDFA5	TDFA4	TDFA3	TDFA2	TDFA1	TDFA0
ECMR	_	_	_	_	_	_	_	_
	_	_	_	_	ZPF	PFR	RXF	TXF
	_	_	_	PRCEF	_	_	MPDE	_
	_	PE	TE	_	ILB	ELB	DM	PRM
ECSR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	PSRTO	_	LCHNG	MPD	ICD
ECSIPR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	PSRTOIP	_	LCHNGIP	MPDIP	ICDIP
PIR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	MDI	MDO	MMD	MDC

יחוםו

TDFA24

**TDFAR** 

TDFA31

TDFA30

TDFA29

TDFA28

TDFA27

TDFA26

TDFA25



	_				RFL11	RFL10	RFL9	RFL8
	RFL7	RFL6	RFL5	RFL4	RFL3	RFL2	RFL1	RFL0
PSR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	LMON
TROCR	TROC31	TROC30	TROC29	TROC28	TROC27	TROC26	TROC25	TROC24
	TROC23	TROC22	TROC21	TROC20	TROC19	TROC18	TROC17	TROC16
	TROC15	TROC14	TROC13	TROC12	TROC11	TROC10	TROC9	TROC8
	TROC7	TROC6	TROC5	TROC4	TROC3	TROC2	TROC1	TROC0
CDCR	COSDC31	COSDC30	COSDC29	COSDC28	COSDC27	COSDC26	COSDC25	COSDC2
	COSDC23	COSDC22	COSDC21	COSDC20	COSDC19	COSDC18	COSDC17	COSDC1
	COSDC15	COSDC14	COSDC13	COSDC12	COSDC11	COSDC10	COSDC9	COSDC8
	COSDC7	COSDC6	COSDC5	COSDC4	COSDC3	COSDC2	COSDC1	COSDCO
LCCR	LCC31	LCC30	LCC29	LCC28	LCC27	LCC26	LCC25	LCC24
	LCC23	LCC22	LCC21	LCC20	LCC19	LCC18	LCC17	LCC16
	LCC15	LCC14	LCC13	LCC12	LCC11	LCC10	LCC9	LCC8
	LCC7	LCC6	LCC5	LCC4	LCC3	LCC2	LCC1	LCC0

IVIAO

**RFLR** 

IVIA

IVIAO

IVIAL

IVIAI

IVIAU

REJ09



Rev. 6.00 Jul. 15, 2009 Pag

TSFRCR	TSFC31	TSFC30	TSFC29	TSFC28	TSFC27
	TSFC23	TSFC22	TSFC21	TSFC20	TSFC19
	TSFC15	TSFC14	TSFC13	TSFC12	TSFC11
	TSFC7	TSFC6	TSFC5	TSFC4	TSFC3
TLFRCR	TLFC31	TLFC30	TLFC29	TLFC28	TLFC27
	TLFC23	TLFC22	TLFC21	TLFC20	TLFC19
	TLFC15	TLFC14	TLFC13	TLFC12	TLFC11
	TLFC7	TLFC6	TLFC5	TLFC4	TLFC3
RFCR	RFC31	RFC30	RFC29	RFC28	RFC27
	RFC23	RFC22	RFC21	RFC20	RFC19
	RFC15	RFC14	RFC13	RFC12	RFC11
	RFC7	RFC6	RFC5	RFC4	RFC3
MAFCR	MAFC31	MAFC30	MAFC29	MAFC28	MAFC27
	MAFC23	MAFC22	MAFC21	MAFC20	MAFC19
	MAFC15	MAFC14	MAFC13	MAFC12	MAFC11
	MAFC7	MAFC6	MAFC5	MAFC4	MAFC3



FREC31

FREC23

FREC15

FREC7

**FRECR** 

FREC30

FREC22

FREC14

FREC6

FREC29

FREC21

FREC13

FREC5

OLI OT

FREC28

FREC20

FREC12

FREC4

FREC27

FREC19

FREC11

FREC3

061 02

FREC26

FREC18

FREC10

FREC2

TSFC26

TSFC18

TSFC10

TSFC2

TLFC26

TLFC18

TLFC10

TLFC2

RFC26

RFC18

RFC10

RFC2

MAFC26

MAFC18

MAFC10

MAFC2

FREC25

FREC17

FREC9

FREC1

TSFC25

TSFC17

TSFC9

TSFC1

TLFC25

TLFC17

TLFC9

TLFC1

RFC25

RFC17

RFC9

RFC1

MAFC25

MAFC17

MAFC9

MAFC1

FREC24

FREC16

FREC8

FREC0

TSFC24

TSFC16

TSFC8

TSFC0

TLFC24

TLFC16

TLFC8

TLFC0

RFC24

RFC16

RFC8

RFC0

MAFC24

MAFC16

MAFC8

MAFC0

								_
	TPAUSE 15	TPAUSE 14	TPAUSE 13	TPAUSE 12	TPAUSE 11	TPAUSE 10	TPAUSE 9	TPAUSE 8
	TPAUSE7	TPAUSE6	TPAUSE5	TPAUSE4	TPAUSE3	TPAUSE2	TPAUSE1	TPAUSE
BDRB	BDB31	BDB30	BDB29	BDB28	BDB27	BDB26	BDB25	BDB24
	BDB23	BDB22	BDB21	BDB20	BDB19	BDB18	BDB17	BDB16
	BDB15	BDB14	BDB13	BDB12	BDB11	BDB10	BDB9	BDB8
	BDB7	BDB6	BDB5	BDB4	BDB3	BDB2	BDB1	BDB0
BDMRB	BDMB31	BDMB30	BDMB29	BDMB28	BDMB27	BDMB26	BDMB25	BDMB24
	BDMB23	BDMB22	BDMB21	BDMB20	BDMB19	BDMB18	BDMB17	BDMB16
	BDMB15	BDMB14	BDMB13	BDMB12	BDMB11	BDMB10	BDMB9	BDMB8
	BDMB7	BDMB6	BDMB5	BDMB4	BDMB3	BDMB2	BDMB1	BDMB0
BRCR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	SCMFCA	SCMFCB	SCMFDA	SCMFDB	PCTE	PCBA	_	_
	DBEB	PCBB	_	_	SEQ	_	_	ETBE

 $\neg$  '

MP15

MP7

MPR

**TPAUSER** 

 $\neg$ 

MP14

MP6

 $\Delta I \mathcal{I}$ 

MP13

MP5

 $\neg$ 

MP12

MP4

 $\Delta I \cup \Delta I$ 

MP11

MP3

~ı ~

MP10

MP2

 $\neg$ 

MP9

MP1

 $\Delta I \cup \Delta I$ 

MP8 MP0

REJ09



Rev. 6.00 Jul. 15, 2009 Pag

	CDB1	CDB0	IDB1	IDB0	RWB1
BRSR	SVF	_	_	_	BSA27
	BSA23	BSA22	BSA21	BSA20	BSA19
	BSA15	BSA14	BSA13	BSA12	BSA11
	BSA7	BSA6	BSA5	BSA4	BSA3
BARA	BAA31	BAA30	BAA29	BAA28	BAA27
	BAA23	BAA22	BAA21	BAA20	BAA19
	BAA15	BAA14	BAA13	BAA12	BAA11
	BAA7	BAA6	BAA5	BAA4	BAA3
BAMRA	BAMA31	BAMA30	BAMA29	BAMA28	BAMA27
	BAMA23	BAMA22	BAMA21	BAMA20	BAMA19
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11
	BAMA7	BAMA6	BAMA5	BAMA4	BAMA3

טעטט

BAMB30

BAMB22

BAMB14

BAMB6

BAMB29

BAMB21

BAMB13

BAMB5

BAMB31

BAMB23

BAMB15

BAMB7

**BAMRB** 

BBRB



סכטכ

BAMB27

BAMB19

BAMB11

BAMB3

BAMB26

BAMB18

BAMB10

BAMB2

RWB0

BSA26

BSA<sub>18</sub>

BSA<sub>10</sub>

BSA2

BAA26

BAA18

BAA10

BAA2

BAMA26

BAMA18

BAMA10

BAMA2

BAMB25

BAMB17

BAMB9

BAMB1

SZB1

BSA25

BSA17

BSA9

BSA<sub>1</sub>

BAA25

BAA17

BAA9

BAA1

BAMA25

BAMA17

BAMA9

BAMA1

BAMB24

BAMB16

BAMB8

BAMB0

SZB0

BSA24

BSA<sub>16</sub>

BSA8

BSA0

BAA24

**BAA16** 

BAA8

BAA0

BAMA24

BAMA16

BAMA8

BAMA0

BAMB28

BAMB20

BAMB12

BAMB4

CCR1		_	_	_	_	_	_	_
	<u> </u>	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	CF	СВ	WT	CE

DAR_2	H'F8010044	Initialized
DMATCR_2	H'F8010048	Initialized
CHCR_2	H'F801004C	Initialized
SAR_3	H'F8010050	Initialized
DAR_3	H'F8010054	Initialized
DMATCR_3	H'F8010058	Initialized
CHCR_3	H'F801005C	Initialized
DMAOR	H'F8010060	Initialized
PADRH	H'F8050000	Initialized
PAIORH	H'F8050004	Initialized
PACRH1	H'F8050008	Initialized
PACRH2	H'F805000A	Initialized
PBDRL	H'F8050012	Initialized
PBIORL	H'F8050016	Initialized
PBCRL1	H'F805001C	Initialized
PBCRL2	H'F805001E	Initialized
PCDRH	H'F8050020	Initialized
PCDRL	H'F8050022	Initialized
PCIORH	H'F8050024	Initialized
	DMATCR_2 CHCR_2 SAR_3 DAR_3 DMATCR_3 DMATCR_3 CHCR_3 DMAOR PADRH PAIORH PACRH1 PACRH2 PBDRL PBIORL PBCRL1 PBCRL2 PCDRH PCDRL	DMATCR_2 H'F8010048  CHCR_2 H'F801004C  SAR_3 H'F8010050  DAR_3 H'F8010054  DMATCR_3 H'F8010058  CHCR_3 H'F801005C  DMAOR H'F8010060  PADRH H'F8050000  PAIORH H'F8050004  PACRH1 H'F805000A  PBCRL1 H'F805001C  PBCRL2 H'F805001E  PCDRL H'F8050020  PCDRL H'F8050020

H'F8050026

H'F8010038

H'F801003C

H'F8010040

DMATCR\_1

CHCR\_1

SAR\_2



Initialized

Initialized

Initialized

Initialized

Retained

\_\_\*3

\_\_\*3

\_\_\_\*<sup>3</sup>

\_\_\*3

\_\_\_\*<sup>3</sup>

\_\_\*3

\_\_\_\*3

\_\_\*3

\_\_\*3

\_\_\_\*3

\_\_\_\*<sup>3</sup>

Re

**PCIORL** 

Rev. 6.00 Jul. 15, 2009 Page 722 of 816

	IPRF	H'F8080006	Initialized
	IPRG	H'F8080008	Initialized
DMAC	DMARS0	H'F8090000	Initialized
	DMARS1	H'F8090004	Initialized
Power-down	STBCR3	H'F80A0000	Initialized
mode	STBCR4	H'F80A0004	Initialized
CPG	MCLKCR	H'F80A000C	Initialized
H-UDI	SDIR	H'F8100200	Initialized
	SDID	H'F8100214	Initialized
INTC	ICR0	H'F8140000	Initialized*1
	IRQCR	H'F8140002	Initialized
	IRQSR	H'F8140004	Initialized*1
	IPRA	H'F8140006	Initialized
	IPRB	H'F8140008	Initialized

111 0030072

H'F8050044

H'F8050046

H'F8050048

H'F805004A

H'F805004C

H'F805004E

H'F8080000

H'F8080002

H'F8080004

**PEIORH** 

**PEIORL** 

PECRH1

PECRH2

PECRL1

PECRL2

**IPRC** 

**IPRD** 

**IPRE** 

INTC

HIHAHZCA

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

ricianica

Retained

\_\_\_\*<sup>3</sup>

\_\_\*3

\_\_\*3

\_\_\*3

\_\_\_\*3

\_\_\_\*3

\_\_\*3

\_\_\_\*<sup>3</sup>

\*3

\_\_\*<sup>3</sup>

\_\_\*³

Retained

Retained

Retained

Retained \_\_\*3 R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R R





Rev. 6.00 Jul. 15, 2009 Pag

SCIF_1	SCSMR_1	H'F8410000	Initialized
	SCBRR_1	H'F8410004	Initialized
	SCSCR_1	H'F8410008	Initialized
	SCFTDR_1	H'F841000C	Undefined
	SCFSR_1	H'F8410010	Initialized
	SCFRDR_1	H'F8410014	Undefined
	SCFCR_1	H'F8410018	Initialized
	SCFDR_1	H'F841001C	Initialized
	SCSPTR_1	H'F8410020	Initialized*1
	SCLSR_1	H'F8410024	Initialized
SCIF_2	SCSMR_2	H'F8420000	Initialized
	SCBRR_2	H'F8420004	Initialized
	SCSCR_2	H'F8420008	Initialized
	SCFTDR_2	H'F842000C	Undefined

SCBRR\_0

SCSCR\_0

SCFTDR\_0

SCFSR 0

SCFRDR\_0

SCFCR\_0

SCFDR\_0

SCSPTR\_0

SCLSR\_0

H'F8400004

H'F8400008

H'F840000C

H'F8400010

H'F8400014

H'F8400018

H'F840001C

H'F8400020

H'F8400024

H'F8420010

Initialized

Initialized

Undefined

Initialized

Undefined

Initialized

Initialized

Initialized\*1

Initialized

Retained

Re

Re Re

Re

Re

Re

Re

Re

Re

Re

Re

Re

Re

Re



Initialized

SCFSR\_2

	SIRCR	H'F848002C	Initialized
	SPICR	H'F8480030	Initialized
PHY-IF	PHYIFCR	H'F8490000	Initialized
	PHYIFSMIR2	H'F8490004	Initialized
	PHYIFSMIR3	H'F8490008	Initialized
	PHYIFADDRR	H'F849000C	Initialized
	PHYIFSR	H'F8490010	Initialized*
CMT	CMSTR	H'F84A0070	Initialized
	CMCSR_0	H'F84A0072	Initialized
	CMCNT_0	H'F84A0074	Initialized
	CMCOR_0	H'F84A0076	Initialized
	CMCSR_1	H'F84A0078	Initialized
	CMCNT_1	H'F84A007A	Initialized
	CMCOR_1	H'F84A007C	Initialized

111 0400004

H'F8480006

H'F8480008

H'F848000C

H'F8480010

H'F8480014

H'F8480016

H'F8480020

H'F8480024

H'F8480028

**SIRDAR** 

**SICDAR** 

SICTR

**SIFCTR** 

SISTR

SIIER

SITDR

**SIRDR** 

SITCR

milianzea

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

ricianica

Retained

Initialized

ricianica

Retained

Rev. 6.00 Jul. 15, 2009 Pag

R

R

R

R

R

R

R

R

R R

R

R

R R

R

R R

R

R

R

R



	CS5BBCR	H'F8FD0018	Initialized
	CS6BBCR	H'F8FD0020	Initialized
	CS0WCR	H'F8FD0024	Initialized
	CS3WCR	H'F8FD002C	Initialized
	CS3WCR (SDRAM in use)	H'F8FD002C	Initialized
	CS4WCR	H'F8FD0030	Initialized
	CS5BWCR	H'F8FD0038	Initialized
	CS5BWCR (PCMCIA in use)	H'F8FD0038	Initialized
	CS6BWCR	H'F8FD0040	Initialized
	CS6BWCR (PCMCIA in use)	H'F8FD0040	Initialized
	SDCR	H'F8FD0044	Initialized
	RTCSR	H'F8FD0048	Initialized
Rev. 6.00 Jul REJ09B0237-	. 15, 2009 Page -0600	_	RENESA

**HIFDTR** 

**HIFBICR** 

**HIFBCR** 

**CMNCR** 

CS0BCR

CS3BCR

CS4BCR

BSC

111 070010

H'F84D0020

H'F84D0024

H'F84D0040

H'F8FD0000

H'F8FD0004

H'F8FD000C

H'F8FD0010

minanzca

Initialized

Initialized

Initialized\*1

Initialized\*1

Initialized

Initialized

Initialized

ricianica

Retained

ricianica

Retained

Retained

Retained

\*3

\_\_\*3

\_\_\*<sup>3</sup>

\_\_\*3

\_\_\_\*3

\_\_\*3

\_\_\_\*3

\_\_\*3

\_\_\*3

\_\_\*<sup>3</sup>

\_\_\*3

\_\_\*3

\_\_\*3

110

Re



	TRIMD	H'FB00003C	Initialized
	RBWAR	H'FB000040	Initialized
	RDFAR	H'FB000044	Initialized
	TBRAR	H'FB00004C	Initialized
	TDFAR	H'FB000050	Initialized
EtherC	ECMR	H'FB000160	Initialized
	ECSR	H'FB000164	Initialized
	ECSIPR	H'FB000168	Initialized
	PIR	H'FB00016C	Initialized*
	MAHR	H'FB000170	Initialized
	MALR	H'FB000174	Initialized
	RFLR	H'FB000178	Initialized
	PSR	H'FB00017C	Initialized*
	TROCR	H'FB000180	Initialized
	CDCR	H'FB000184	Initialized

LLOI

**EESIPR** 

TRSCER

**RMFCR** 

**TFTR** 

FDR

**RMCR** 

**EDOCR** 

**FCFTR** 

111 0000017

H'FB000018

H'FB00001C

H'FB000020

H'FB000024

H'FB000028

H'FB00002C

H'FB000030

H'FB000034

IIIIIIaiiZCu

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

ricianica

Retained

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

Retained

Rev. 6.00 Jul. 15, 2009 Pag



		BAMRB	H'FFFFFFA4	Initialized	Retained	Retained	Ret
		BBRB	H'FFFFFFA8	Initialized	Retained	Retained	Ret
		BRSR	H'FFFFFAC	Initialized	Retained	Retained	Ret
		BARA	H'FFFFFB0	Initialized	Retained	Retained	Ret
		BAMRA	H'FFFFFB4	Initialized	Retained	Retained	Ret
		BBRA	H'FFFFFB8	Initialized	Retained	Retained	Re
		BRDR	H'FFFFFBC	Initialized*1	Retained	Retained	Re
Cache		CCR1	H'FFFFFEC	Initialized	Retained	Retained	Re
lotes:	1.	Some bits are	not initialized.				
	2.	Not initialized	by a power-on res	et caused by the	ne WDT.		
	3.	This module of	loes not enter the i	module standb	y mode.		
	4.	Initialization b	y applying the PH	f power supply	, not by a re	set through po	ower-

111 0000170

H'FB0001B4

H'FB0001B8

H'FB0001BC

H'FB0001C4

H'FFFFF90

H'FFFFF94

H'FFFFFF98

H'FFFFF9C

H'FFFFFA0

IIIIIIaiiZca

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

ricianica

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

ricianica

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

110

Re

Re

Re

Re

Re

Re

Re

Re

Re



pin.

Rev. 6.00 Jul. 15, 2009 Page 728 of 816

IVIAI OI I

**IPGR** 

**APR** 

**MPR** 

**BDRB** 

**BDMRB** 

**BRCR** 

**BETR** 

**BARB** 

**UBC** 

**TPAUSER** 

Power supply voltage (internal)	V <sub>cc</sub> , V <sub>cc</sub> (PLL1), V <sub>cc</sub> (PLL2)	-0.3 to +2.1
Input voltage	V <sub>in</sub>	$-0.3$ to $V_{cc}Q + 0.3$
Analog power supply (PHY)	V <sub>cc</sub> 1A V <sub>cc</sub> 2A V <sub>cc</sub> 3A	-0.3 to +3.8
Operating temperature	$T_{opr}$	See the operating temperatures given in appendix B, Product Code Lineup.
Storage temperature	$T_{stg}$	-55 to +125

Stor Caution: Permanent damage to the LSI may result if absolute maximum ratings are exce



Waveforms at power-on are shown in the following figure.




Table 25.2 Recommended Timing at Power-On

Item	Symbol	Maximum Value
Time difference between turning on VccQ, VccnA (n = 1 to 3), and Vcc $$	t <sub>PWU</sub>	1
Time over which the internal state is undefined	t <sub>unc</sub>	100

Note: \* The values shown in table 25.2 are recommended values, so they represent g rather than strict requirements.

Rev. 6.00 Jul. 15, 2009 Page 730 of 816



design must ensure that the states of phils of underlined period of all internal state cause erroneous system operation. In some systems, Vcc may exceed 3.3-V systems (Vcc > 3.3-V system power) temporarily, on the falling edge. Even in this case, t inverted potential difference must be 0.3 V or less.

— Pin states are undefined while only the 1.8-V system power is turned off. The system design must ensure that these undefined states do not cause erroneous system op-




Table 25.3 Recommended Timing in Power-Off

Item	Symbol	Maximum Value
Time difference between turning off VccQ, VccnA (n = 1 to 3), and Vcc $$	t <sub>PWD</sub>	10
Note: * The table shown above is recommended value	es so they r	enresent quidelines

than strict requirements.

		$I_{\text{stby}} (V_{\text{cc}}Q, V_{\text{cc}}nA)$ $V_{\text{cc}} = 1 \text{ to } 3)$	<u> </u>	20*
	Sleep mode	sleep	_	70
Input leakage current	All pins	I <sub>in</sub>	_	_
Tri-state leakage current	I/O pins, all output pins (off state)	I <sub>STI</sub>	_	_
Input capacitance	RxP/M	С	_	_
	Other than above	_	_	_

Standby mode

 $I_{cc}Q$ 

 $I_{\text{stby}} (V_{\text{CC}})$ 

60

700\*

20\*

100

150

1.0

1.0

30

10

mΑ

μĀ

mΑ

μΑ

μΑ

рF

 $V_{cc}Q = 12$ 

 $\dot{B}\phi = 6$ 

T<sub>a</sub> = 2

V<sub>cc</sub> = V<sub>cc</sub>Q = \*: Ref

value

 $V_{cc} = V_{cc}Q = V_{cc}Q$ 

 $B \tilde{\phi} = 0$ 

 $V_{in} = 0$   $V_{CC}Q$ 

 $V_{in} = 0$ 

V<sub>cc</sub>Q -

Rev. 6.00 Jul. 15, 2009 Page 732 of 816

RENESAS

		V <sub>cc</sub> 3A
Input high voltage	RES, NMI, IRQ7 to IRQ0, MD5, MD3 to MD0, ASEMD, TESTMD,	V <sub>IH</sub>
	HIFMD, TRST	

	Other input pins	_	2.0
Input low voltage	RES, NMI, IRQ7 to IRQ0, MD5, MD3 to MD0, ASEMD, TESTMD	V <sub>IL</sub>	-0.3

EXTAL, CK\_PHY

	Other input pins
Input low	RES, NMI, IRQ7
voltage	to IRQ0, MD5,
	MD3 to MD0,
	ASEMD,
	TESTMD,

Notes:

_	$V_{cc}Q \times 0.1$	

 $V_{cc}Q + 0.3$  $V_{cc}Q + 0.3$ 

 $V_{cc}Q \times 0.9$  —  $V_{cc}Q + 0.3$  V

sho san V<sub>cc</sub>(

V<sub>cc</sub>(

V<sub>cc</sub>

REJ09

HIFMD, TRST			
EXTAL, CK_PHY	-0.3	_	$V_{cc}Q \times 0.2$
Other input pins	-0.3	_	$V_{cc}Q \times 0.2$
All output pins V	2.4		

 $V_{cc}Q - 0.3$  -

Output high voltage	All output pins	$V_{\text{OH}}$	2.4
			2.0
Output low	All output nins	V	

2.0		
_	_	0.5

Output I voltage		All output pins	$V_{\scriptscriptstyle OL}$	_	_	0.55	V	V <sub>CC</sub> (
Notes:	1.	The Vcc and Vss	pins must	t be connected	to the $V_{\rm cc}$	and V <sub>ss</sub> .		
	2.	Current consumpt	ion value	s are for V <sub>⊪</sub> mi	$n. = V_{cc}Q$	- 0.5 V and	V <sub>II</sub> max	k. = 0.

output pins unloaded.

## 25.4 AC Characteristics

Signals input to this LSI are basically handled as signals synchronized with the clock. Un otherwise noted, setup and hold times for individual signals must be followed.

## **Table 25.6 Maximum Operating Frequency**

Conditions:  $V_{cc}Q = 3.0 \text{ V}$  to 3.6 V,  $V_{cc} = 1.71 \text{ V}$  to 1.89 V; for Ta, see the operating

temperatures given in appendix B, Product Code Lineup.

Symbol	Min.	Тур.	Max.	Unit	Test Cond
ache (Ιφ) f	20	_	125	MHz	
al bus (Βφ)	20	_	62.5		
o eral (P¢)	5	_	31.25		
•	ral	ral	ral	ral	ral



EXTAL clock input low pulse width	t <sub>EXL</sub>	10	_	ns	
EXTAL clock input high pulse width	t <sub>EXH</sub>	10	_	ns	_
EXTAL clock rising time	t <sub>Exr</sub>		4	ns	_
EXTAL clock falling time	t <sub>Exf</sub>		4	ns	<u> </u>
CKIO clock output frequency	f <sub>OP</sub>	20	62.5	MHz	Figure 25.
CKIO clock output cycle time	t <sub>cyc</sub>	16	50	ns	_
CKIO clock low pulse width	t <sub>ckol</sub>	3.5	_	ns	_
CKIO clock high pulse width	t <sub>cкон</sub>	3.5	_	ns	_
CKIO clock rising time	t <sub>CKOr</sub>	_	4.5	ns	_
CKIO clock falling time	t <sub>ckof</sub>	_	4.5	ns	_
CK_PHY clock input frequency	f <sub>CKPHY</sub>	25 –100 ppm* <sup>1</sup>	25 +100 ppm* <sup>1</sup>	MHz	-
CK_PHY clock input low pulse width	t <sub>CKPHYL</sub>	12	_	ns	-
CK_PHY clock input high pulse width	t <sub>CKPHYH</sub>	12	_	ns	_
CK_PHY clock input rising time	t <sub>CKPHYr</sub>	_	6	ns	_
CK_PHY clock input falling time		_	6	ns	_
Oscillation settling time (power-on)	t <sub>osc1</sub>	10	_	ms	Figure 25

 $\mathbf{t}_{\text{RESS}}$ 

 $\mathbf{t}_{_{\text{RESW}}}$ 

RES setup time

RES assert time



25

20

ns

Figures 25 25.4




Figure 25.1 External Clock Input Timing




Figure 25.2 CKIO Clock Output Timing and CK\_PHY Clock Input Timin

Rev. 6.00 Jul. 15, 2009 Page 736 of 816






Figure 25.4 Oscillation Settling Timing after Standby Mode (By Reset)




Figure 25.5 Oscillation Settling Timing after Standby Mode (By NMI or II

Figure 25.6 PLL Synchronize Settling Timing By Reset or NMI

Rev. 6.00 Jul. 15, 2009 Page 738 of 816



RES hold time	t <sub>resh</sub>	15		ns	
NMI setup time*1	t <sub>nmis</sub>	12	_	ns	Figure 2
NMI hold time	t <sub>nmih</sub>	10	_	ns	
IRQ7 to IRQ0 setup time*1	t <sub>IRQS</sub>	12	_	ns	
IRQ7 to IRQ0 hold time	t <sub>IRQH</sub>	10	_	ns	
Bus tri-state delay time 1	t <sub>BOFF1</sub>	_	20	ns	Figure 2
Bus tri-state delay time 2	t <sub>BOFF2</sub>	_	20	ns	
Bus buffer on time 1	t <sub>BON1</sub>	_	20	ns	
Bus buffer on time 2	t <sub>BON2</sub>	_	20	ns	
Notes: 1. The RES, NMI, and IRQ7	to IRQ0	signals are	asynchron	ous signals	. When th

time is satisfied, a signal change is detected at the rising edge of the clock signal the setup time is not satisfied, a signal change may be delayed to the next ris 2. In standby mode,  $t_{RESW} = t_{OSC2}$  (10 ms). When changing the clock multiplication

- 3.  $t_{\mbox{\tiny bcyc}}$  indicates the period of the external bus clock (B $\phi$ ).





Figure 25.7 Reset Input Timing



## Figure 25.8 Interrupt Input Timing




Figure 25.9 Pin Drive Timing in Standby Mode



## Read strobe time $1/2 \times t_{bcvc}$ $1/2 \times t_{hove} + 13$ ns Figures 25.10 t<sub>esp</sub> 25.33, and 25.3 $1/2 \times t_{\text{\tiny bcvc}} +$ Figures 25.10 Read data setup time 1 $\boldsymbol{t}_{\text{RDS1}}$ ns 10 and 25.33 to 2 10 Read data setup time 2 ns Figures 25.16 $\boldsymbol{t}_{\text{RDS2}}$ Figures 25.24 Read data hold time 1 $\mathbf{t}_{_{RDH1}}$ 0 Figures 25.10 ns and 25.33 to 2 Read data hold time 2 2 Figures 25.16 1 t<sub>BDH2</sub> ns and 25.24 to 2 $1/2 \times t_{\text{\tiny bcyc}}$ $1/2 \times t_{\text{\tiny bcyc}} + 10 \text{ ns}$ Write enable delay time 1 Figures 25.10 25.33, and 25.3 Write enable delay time 2 $\mathbf{t}_{_{\text{WED2}}}$ 13 ns Figure 25.15 Write data delay time 1 18 Figures 25.10 $\mathbf{t}_{\text{WDD1}}$ ns

 $\boldsymbol{t}_{_{WDD2}}$ 

 $\mathbf{t}_{_{\mathrm{WDH1}}}$ 

2

LAH.

 $\mathbf{t}_{_{\mathrm{BSD}}}$ 

 $t_{CSD1}$ 

 $\boldsymbol{t}_{\text{RWD1}}$ 

1

1

BS delay time

CS delay time 1

Read write delay time

Write data delay time 2

Write data hold time 1

RENESAS

14

14

14

14

ns

ns

ns

ns

ns

Figures 25.10 and 25.33 to 25

Figures 25.10

Figures 25.10

Figures 25.10 and 25.33 to 2

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

and 25.33 to 25

Figures 25.20

and 25.27 to 2

time cannot be satisfied during 1-bus clock. The following notes should be con • When the hardware-wait function is used synchronously The bus clock frequency must be low enough to satisfy the AC specification at When the hardware-wait function is used asynchronously To ensure the setup time until the start of the input assertion of WAIT, insert a number of the software wait after the T1 state. Then, even if the AC specificati cannot be satisfied, the accesses can be executed correctly.

CASD1

 $t_{\scriptscriptstyle DQMD1}$ 

 $\mathbf{t}_{\text{CKED}_{\underline{1}}}$ 

 $t_{\text{ICRSD}}$ 

 $t_{\text{ICWSD}}$ 

 $\mathbf{t}_{_{\text{IO16S}}}$ 

 $t_{\text{IO16H}}$ 

Input setup time + hold time of WAIT

= 11 [ns] + 10 [ns] = 21 [ns]As the frequency, 47.62 [MHz]

- 1

1

11

10

The AC timing specification of  $\overline{WAIT}$  is as follows.

 $1/2 \times t_{\text{bcvc}}$ 

 $1/2 \times t_{\text{bcyc}}$ 

 $1/2 \times t_{\text{\tiny bcvc}} +$ 

 $1/2 \times t_{bcvc} +$ 

14

14

14

Therefore, when the bus clock is 47.62 MHz or more, at least either setup time

 $1/2 \times t_{beye} + 15$  ns

 $1/2 \times t_{beve} + 15$  ns

HS

ns

ns

ns

ns

rigures 25. 16 ic

Figures 25.16 to

Figures 25.35 a

Figures 25.35 a

Figure 25.36

Figure 25.36

Figure 25.31

RENESAS

REJ09B0237-0600

CAS delay time

DQM delay time

CKE delay time

ICIORD delay time

**ICIOWR** delay time

**IOIS16** setup time

**IOIS16** hold time

Note:

Rev. 6.00 Jul. 15, 2009 Page 742 of 816




Figure 25.10 Basic Bus Timing: No Wait Cycle




Figure 25.11 Basic Bus Timing: One Software Wait Cycle

Rev. 6.00 Jul. 15, 2009 Page 744 of 816






Figure 25.12 Basic Bus Timing: One External Wait Cycle

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.13 Basic Bus Timing: One Software Wait Cycle, External Wait Enabled (WM Bit = 0), No Idle Cycle

Rev. 6.00 Jul. 15, 2009 Page 746 of 816






Figure 25.14 Byte Control SRAM Timing: SW = 1 Cycle, HW = 1 Cycle, C Asynchronous External Wait Cycle, CSnWCR.BAS = 0 (UB-/LB-Controlled Wri

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.15 Byte Control SRAM Timing: SW = 1 Cycle, HW = 1 Cycle, On Asynchronous External Wait Cycle, CSnWCR.BAS = 1 (WE-Controlled Write Cycle)

Rev. 6.00 Jul. 15, 2009 Page 748 of 816






Figure 25.16 Synchronous DRAM Single Read Bus Cycle (Auto-Precharg CAS Latency = 2, WTRCD = 0 Cycle, WTRP = 0 Cycle)



Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.17 Synchronous DRAM Single Read Bus Cycle (Auto-Precharge CAS Latency = 2, WTRCD = 1 Cycle, WTRP = 1 Cycle)

Rev. 6.00 Jul. 15, 2009 Page 750 of 816






Figure 25.18 Synchronous DRAM Burst Read Bus Cycle (Single Read × (Auto-Precharge, CAS Latency = 2, WTRCD = 0 Cycle, WTRP = 1 Cycle

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.19 Synchronous DRAM Burst Read Bus Cycle (Single Read × 4 (Auto-Precharge, CAS Latency = 2, WTRCD = 1 Cycle, WTRP = 0 Cycle)

Rev. 6.00 Jul. 15, 2009 Page 752 of 816






Figure 25.20 Synchronous DRAM Single Write Bus Cycle (Auto-Precharge, TRWL = 1 Cycle)

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.21 Synchronous DRAM Single Write Bus Cycle (Auto-Precharge, WTRCD = 2 Cycles, TRWL = 1 Cycle)

Rev. 6.00 Jul. 15, 2009 Page 754 of 816






Figure 25.22 Synchronous DRAM Burst Write Bus Cycle (Single Write × (Auto-Precharge, WTRCD = 0 Cycle, TRWL = 1 Cycle)

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.23 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4 (Auto-Precharge, WTRCD = 1 Cycle, TRWL = 1 Cycle)

Rev. 6.00 Jul. 15, 2009 Page 756 of 816






Figure 25.24 Synchronous DRAM Burst Read Bus Cycle (Single Read  $\times$  (Bank Active Mode: ACT + READ Commands, CAS Latency = 2, WTRCD = 0

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.25 Synchronous DRAM Burst Read Bus Cycle (Single Read × 4) (Bank Active Mode: READ Command, Same Row Address, CAS Latency = WTRCD = 0 Cycle)

Rev. 6.00 Jul. 15, 2009 Page 758 of 816






Figure 25.26 Synchronous DRAM Burst Read Bus Cycle (Single Read × (Bank Active Mode: PRE + ACT + READ Commands, Different Row Addre CAS Latency = 2, WTRCD = 0 Cycle)

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.27 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4 (Bank Active Mode: ACT + WRITE Commands, WTRCD = 0 Cycle, TRWL = 0 Cycle)

Rev. 6.00 Jul. 15, 2009 Page 760 of 816






Figure 25.28 Synchronous DRAM Burst Write Bus Cycle (Single Write × (Bank Active Mode: WRITE Command, Same Row Address, WTRCD = 0 C

TRWL = 0 Cycle



Rev. 6.00 Jul. 15, 2009 Pag





Figure 25.29 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4 (Bank Active Mode: PRE + ACT + WRITE Commands, Different Row Address WTRCD = 0 Cycle, TRWL = 0 Cycle)

Rev. 6.00 Jul. 15, 2009 Page 762 of 816

REJ09B0237-0600

RENESAS



DACKn is the waveform when active low is selected

Figure 25.30 Synchronous DRAM Auto-Refreshing Timing (WTRP = 1 Cycle, WTRC = 3 Cycles)



Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.31 Synchronous DRAM Self-Refreshing Timing (WTRP = 1 Cycl

Rev. 6.00 Jul. 15, 2009 Page 764 of 816






Figure 25.32 Synchronous DRAM Mode Register Write Timing (WTRP = 1






Figure 25.33 PCMCIA Memory Card Interface Bus Timing






Figure 25.34 PCMCIA Memory Card Interface Bus Timing (TED = 2.5 Cycles, Tocycles, One Software Wait Cycle, One External Wait Cycle)




Figure 25.35 PCMCIA I/O Card Interface Bus Timing






Figure 25.36 PCMCIA I/O Card Interface Bus Timing (TED = 2.5 Cycles, TEC Cycles, One Software Wait Cycle, One External Wait Cycle)




Figure 25.37 DREQ Input Timing




Figure 25.38 TENDn, DACKn Output Timing



1 3	SUNN			pcyc	9
Input clock falling time	t <sub>sckf</sub>	_	0.8	t <sub>pcyc</sub>	
Input clock pulse width	t <sub>sckw</sub>	0.4	0.6	t <sub>Scyc</sub>	_
Transmit data delay time	$\mathbf{t}_{\scriptscriptstyleTXD}$	_	$3\times t_{_{pcyc}}*+50$	ns	Figure 25.40
Receive data setup time (clocked synchronous)	t <sub>RXS</sub>	3	_	t <sub>pcyc</sub>	
Receive data hold time (clocked synchronous)	t <sub>RXH</sub>	3	_	t <sub>pcyc</sub>	_
RTS delay time	t <sub>RTSD</sub>		100	ns	
CTS setup time (clocked synchronous)	t <sub>ctss</sub>	100	_	ns	
CTS hold time (clocked synchronous)	t <sub>ctsh</sub>	100	_	ns	_

Note: \*  $t_{pow}$  indicates the period of the peripheral module clock (P $\phi$ ).




Figure 25.39 SCK Input Clock Timing

CTS

Figure 25.40 SCI Input/Output Timing in Clocked Synchronous Mode

# 25.4.9 SIOF Module Signal Timing

# **Table 25.12 SCIF Timing**

Conditions:  $V_{cc}Q = 3.0 \text{ V}$  to 3.6 V,  $V_{cc} = 1.71 \text{ V}$  to 1.89 V; for Ta, see the operating temperatures given in appendix B, Product Code Lineup.

Item	Symbol	Min.	Max.	Unit	Reference
SIOMCLK clock input cycle time	t <sub>Mcyc</sub>	32	_	ns	Figure 25.4
SIOMCLK input high pulse width	t <sub>mwh</sub>	$0.4 \times t_{\text{Mcyc}}$	_	<u> </u>	
SIOMCLK input low pulse width	t <sub>mwl</sub>	$0.4 \times t_{\text{Mcyc}}$	_	_	
SCK_SIO clock cycle time	t <sub>slcyc</sub>	$2\times t_{_{\text{pcyc}}}^{}*$	_	_	Figures 25.4 25.46
SCK_SIO output high pulse width	t <sub>swho</sub>	$0.4  imes t_{ ext{Slcyc}}$	_	_	Figures 25.4
SCK_SIO output low pulse width	t <sub>swLO</sub>	$0.4 \times t_{\text{Slcyc}}$	_	_	25.45
SIOFSYNC output delay time	t <sub>FSD</sub>	_	20	_	
SCK_SIO input high pulse width	t <sub>swHi</sub>	$0.4  imes t_{ ext{Slcyc}}$	_	_	Figure 25.4
SCK_SIO input low pulse width	t <sub>swLi</sub>	$0.4  imes t_{ ext{Slcyc}}$	_	_	
SIOFSYNC input set-up time	t <sub>FSS</sub>	20	_	_	
SIOFSYNC input hold time	t <sub>FSH</sub>	20	_	_	

Rev. 6.00 Jul. 15, 2009 Page 772 of 816






Figure 25.41 SIOMCLK Input Timing




Figure 25.42 SIOF Transmit/Receive Timing (Master Mode 1/Falling Edge Sampling)



Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.43 SIOF Transmit/Receive Timing (Master Mode 1/Rising Edge Sampling)




Figure 25.44 SIOF Transmit/Receive Timing (Master Mode 2/Falling Edge Sampling)

Rev. 6.00 Jul. 15, 2009 Page 774 of 816






Figure 25.45 SIOF Transmit/Receive Timing (Master Mode 2/Rising Edge Sampling)




Figure 25.46 SIOF Transmit/Receive Timing (Slave Mode 1/ Slave Mode 2)



Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.47 I/O Port Timing

Rev. 6.00 Jul. 15, 2009 Page 776 of 816



Address setup time (HIFSCR.DMD = 1)	$t_{HIFAS}$	0	_	ns	
Address hold time (HIFSCR.DMD = 0)	t <sub>HIFAH</sub>	16	_	ns	-
Address hold time (HIFSCR.DMD = 1)	t <sub>HIFAH</sub>	0	_	ns	-
Read low width (read)	t <sub>HIFWRL</sub>	2.5	_	t <sub>pcyc</sub>	-
Write low width (write)	$t_{\scriptscriptstyle HIFWWL}$	2.5	_	t <sub>pcyc</sub>	-
Read/write high width	t <sub>HIFWRWH</sub>	2.0	_	t <sub>pcyc</sub>	-
Read data delay time	t <sub>HIFRDD</sub>	_	2 × t <sub>pcyc</sub> + 16	ns	-
Read data hold time	$t_{\text{HIFRDH}}$	0	_	ns	
Write data setup time	t <sub>HIFWDS</sub>	t <sub>pcyc</sub> + 10		ns	
Write data hold time	$t_{\text{HIFWDH}}$	10		ns	
HIFINT output delay time	t <sub>HIFITD</sub>	_	20	ns	Figure 25
HIFRDY output delay time	t <sub>HIFRYD</sub>	_	10	t <sub>pcyc</sub>	Figure 25
HIFDREQ output delay time	t <sub>HIFDQD</sub>	_	20	ns	Figure 25
HIF pin enable delay time	t <sub>HIFEBD</sub>	_	20	ns	Figure 25
			<del></del>		-

t<sub>HIFDBD</sub>

2.  $t_{\text{\tiny HIFAS}}$  is given from the start of the time over which both the  $\overline{\text{HIFCS}}$  and  $\overline{\text{HIFRD}}$ HIFWR) signals are low levels.

6. When reading the register specified by bits REG5 to REG0 after writing to the

RENESAS

20

- HIFWR) signals are low levels.
- 3.  $t_{HIFAH}$  is given from the end of the time over which both the  $\overline{HIFCS}$  and  $\overline{HIFRD}$

- Notes: 1.  $t_{\text{pos}}$  indicates the period of the peripheral module clock (P $\phi$ ).


register (HIFIDX),  $t_{HIFWBWH}$  (min.) = 2 ×  $t_{neve}$  + 5 ns.

- ure 25 ure 25 ns

Rev. 6.00 Jul. 15, 2009 Pag

- 4.  $t_{HIFWRL}$  is given as the time over which both the  $\overline{HIFCS}$  and  $\overline{HIFRD}$  signals are








Figure 25.48 HIF Access Timing




Figure 25.49 HIFINT and HIFDREQ Timing







Rev. 6.00 Jul. 15, 2009 Pag

RX-DV setup time	$t_{\scriptscriptstyleRDVs}$	10
RX-DV hold time	t <sub>RDVh</sub>	10
MII_RXD[3:0] setup time	t <sub>MRDs</sub>	10
MII_RXD[3:0] hold time	t <sub>MRDh</sub>	10
RX-ER setup time	t <sub>RERs</sub>	10
RX-ER hold time	t <sub>ren</sub>	10
MDIO setup time	t <sub>MDIOs</sub>	10
MDIO hold time	t <sub>MDIOh</sub>	10
MDIO output data hold time	$t_{\scriptscriptstyle{MDIOdh}}$	5
WOL output delay time	$\mathbf{t}_{WOLd}$	1
EXOUT output delay time	t <sub>EXOUTd</sub>	1

Syllibol

 $t_{_{\text{Tcyc}}}$ 

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{TENd}}}$ 

 $\mathbf{t}_{_{\text{MTDd}}}$ 

 $\boldsymbol{t}_{\text{CRSs}}$ 

 $t_{\text{CRSh}}$ 

 $\boldsymbol{t}_{\text{COLs}}$ 

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{COLh}}}$ 

 $\boldsymbol{t}_{_{\!\mathsf{Rcyc}}}$ 

IVIIII.

40

1

1

10

10

10

10

40

IVIAX.

20

20

Ullit

ns

ns

ns

ns

ns

ns

ns

ns

ns ns ns ns

ns ns

ns ns

ns

ns

ns

18

20

20

Reference r

Figure 25.51

Figure 25.52

Figure 25.53

Figure 25.54

Figure 25.55

Figure 25.56

Figure 25.57

Figure 25.58



пеш

TX-CLK cycle time

CRS setup time

CRS hold time

COL setup time

COL hold time

RX-CLK cycle time

TX-EN output delay time

MII\_TXD[3:0] output delay time

Rev. 6.00 Jul. 15, 2009 Page 780 of 816



Figure 25.51 MII Transmission Timing (Normal Operation)




Figure 25.52 MII Transmission Timing (Collision Occurred)

Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.54 MII Reception Timing (Error Occurred)




Figure 25.55 MDIO Input Timing



Figure 25.56 MDIO Output Timing

Rev. 6.00 Jul. 15, 2009 Page 782 of 816

REJ09B0237-0600

RENESAS

# Figure 25.58 EXOUT Output Timing

# 25.4.13 H-UDI Related Pin Timing

# Table 25.16 H-UDI Related Pin Timing

Conditions:  $V_{cc}Q = 3.0 \text{ V}$  to 3.6 V,  $V_{cc} = 1.71 \text{ V}$  to 1.89 V; for Ta, see the operating

temperatures given in appendix B, Product Code Lineup.

Item	Symbol	Min.	Max.	Unit	Reference
TCK cycle time	t <sub>TCKcyc</sub>	50	_	ns	Figure 25.5
TCK high pulse width	t <sub>тскн</sub>	19	_	ns	
TCK low pulse width	t <sub>TCKL</sub>	19	_	ns	
TCK rising/falling time	t <sub>TCKrf</sub>	_	4	ns	
TRST setup time	t <sub>rists</sub>	10	_	t <sub>bcyc</sub> *	Figure 25.6
TRST hold time	t <sub>resth</sub>	50	_	t <sub>bcyc</sub> *	
TDI setup time	t <sub>TDIS</sub>	10	_	ns	Figure 25.6
TDI hold time	t <sub>tdih</sub>	10	_	ns	
TMS setup time	t <sub>mss</sub>	10	_	ns	
TMS hold time	t <sub>msh</sub>	10	_	ns	
TDO delay time	t <sub>tdod</sub>	_	19	ns	

Note: \*  $t_{boxe}$  indicates the period of the external bus clock (B $\phi$ ).



Rev. 6.00 Jul. 15, 2009 Pag




Figure 25.60 TCK Input Timing in Reset Hold State





Figure 25.61 H-UDI Data Transmission Timing





Notes: 1. C<sub>L</sub> is the total value that includes the capacitance of measurement instruments, etc., and is set for all pins as 30 pF.
2. I<sub>OL</sub> and I<sub>OH</sub> are shown in table 25.5.

Figure 25.62 Output Load Circuit

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag

Transformer secondary-side differential output voltage	100BASE-TX output high level	$V_{\rm OH100}$	+0.95	_	+1.05	V
	100BASE-TX output middle level	V <sub>OM100</sub>	-50	_	+50	mV
	100BASE-TX output low level	V <sub>OL100</sub>	-1.05	_	-0.95	V
	10BASE-TX output high level	V <sub>OH10</sub>	2.2	_	2.8	V

RENESAS

ıyp.

Rev. 6.00 Jul. 15, 2009 Page 786 of 816

пеш

	CKIO	O*1	O*1	ZO*5
	CK_PHY	I	1	1
System control	RES	1	1	I
Operating mode control	MD5, MD3 to MD0	I	I	I
Interrupt	NMI	I	I	1
	IRQ7 to IRQ0	_	_	1
Address	A25 to A16	_	_	ZHL* <sup>4</sup>
bus	A15 to A0	0	0	ZHL* <sup>4</sup>
Data bus	D31 to D16	_	_	Z
	D15 to D0	Z	Z	Z
Bus	WAIT	_	_	Z
control	IOIS16	_	_	Z
	CKE	_	_	ZO*2
	CAS, RAS	_	_	ZO*2
	WE0/DQMLL	Н	Н	ZH* <sup>4</sup>
	WE1/DQMLU/ WE	Н	Н	ZH* <sup>4</sup>
	WE2/DQMUL/	_	_	ZH* <sup>4</sup>

Clock

EXTAL

XTAL

ı

O\*1

ı

O\*1



ı

O\*1

O\*1

I

ı

ı

I

I

0

0

Ю

Ю

ı

I

0

0

0

0

0

O\*1

ı

O\*1

O\*1

I

ı

ı

I I

0

0

Ю

Ю

ı

I

0

0

0

0

0





	CS4, CS3	_	_	ZH* <sup>4</sup>	0	0
	CS0	Н	Н	ZH* <sup>4</sup>	0	0
	BS	_	_	ZH* <sup>4</sup>	0	0
Ethernet controller	ERXD3 to ERXD0	_	_	I	I	I
	ETXD3 to ETXD0	_	_	0	0	0
	RX_DV	_	_	1	1	I
	RX_ER	_	_	1	1	ı
	RX_CLK	_	_	I	I	ı
	TX_ER	_	_	0	0	0
	TX_EN	_	_	0	0	0
	TX_CLK	_	_	1	1	ı
	COL	_	_	I	I	ı
	CRS	_	_	1	1	ı
	MDIO	_	_	Ю	Ю	Ю
	MDC	_	_	0	0	0
	LNKSTA	_	_	Z	I	I
	EXOUT	_	_	Z	0	0

WOL

CS5B/CETA



Z

0

	SCK0	_	_	Z
	RTS1, RTS0	_	_	Z
	CTS1, CTS0	_	_	Z
SIOF	SIOMCLK0	_	_	Z
	SCK_SIO0	_	_	Z
	SIOFSYNC0	_	_	Z
	TXD_SIO0	_	_	Z
	RXD_SIO0	_	_	Z
Host	HIFEBL	_	Z	Z
interface	HIFRDY	_	0	0
	HIFDREQ	_	Z	Z
	HIFMD	I	I	I
	HIFINT	_	Z	Z
	HIFRD	_	Z	Z
	HIFWR	_	Z	Z
	HIFRS	_	Z	Z
	HIFCS	_	Z	Z
	HIFD15 to	_	Z	Z

RxD2 to RxD0  $\,-\!$ 

SCK2, SCK1 —

HIFD0



Z

Z

ı

0

I

0

0

0

0

O\*3

O\*3

O\*3

**|**\*3

|\*<sup>3</sup>

|\*<sup>3</sup>

I\*3

ı

0

I

0

I

I

0

0

0 I I

O\*3

**|**\*3

O\*3

**|**\*3

**|**\*3

|\*<sup>3</sup>

1O\*3

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

	PE2 to PE0	_		_
	PE3	_	_	Z
Test mod	de TESTMD	I	I	I
	TESTOUT	0	0	0
PHY	TxP	0	0	0
	TxM	0	0	0
	RxP	I	1	I
	RxM	I	I	I
	SPEED100	_	_	0
	LINK	_	_	0
	CRS	_	_	0
	DUPLEX	_	_	0
	EXRES1	I	1	I
	TSTBUSA	Z	Z	Z
[Legend	]			
—: ·	This pin function	is not selecte	d as an initial s	state.
I·	Innut			

I: Input

O: Output

I/O port

PA25 to PA16 Z

Z

Z

Z

PB13 to PB0

PC20 to PC0

PD7 to PD0

PE24 to PE4,

Input/output IO:

High level output H: L:

REJ09B0237-0600

Low level output

Rev. 6.00 Jul. 15, 2009 Page 790 of 816

RENESAS

Z

Z

Z

Z

Z

Ζ Z

Z

Ζ

0 0

Р

Р

Р

Р

Р

I

0

0

0

0 0

I

Z

0 0 ı

ı 0

I/O

I/O

I/O

I/O

I/O

I/O

I

0

0 0

0

I

Z

Reeper circuit, see section 13.0, Osage Notes.



Rev. 6.00 Jul. 15, 2009 Pag

, 2009 Pag REJ09

DS76190W125BG	R4S76190W125BG	–20 to 85°C	Non-Pb-free solder
DS76190D125BG	R4S76190D125BG	–40 to 85°C	Non-Pb-free solder
DS76191B125BGV	R4S76191B125BGV	–20 to 70°C	Pb-free solder
DS76191N125BGV	R4S76191N125BGV	–20 to 85°C	Pb-free solder
DS76191W125BGV	R4S76191W125BGV	–20 to 85°C	Pb-free solder
DS76191D125BGV	R4S76191D125BGV	–40 to 85°C	Pb-free solder

Rev. 6.00 Jul. 15, 2009 Page 792 of 816 REJ09B0237-0600






Figure C.1 Package Dimensions (BP-176)

RENESAS

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

Rev. 6.00 Jul. 15, 2009 Page 794 of 816 REJ09B0237-0600

RENESAS

			— 512 by	rtes each for transmit/receive
			— Full-du	uplex transmit/receive suppo
			— Short f	frame/long frame detectable
Table 1.2 Pin Functions	16	Amended		
		Classifi- cation	Abbr.	Description
		Physical layer trans- ceiver (PHY)	TSTBUSA	Input/output pin for testing Chip PHY. This pin should
6.6.1 Interrupt Sequence	102	Deleted		

Deleted

Setting

is accepted.

(A3BSZ[1:0], A3ROW[1:0], A2/3 **A3** and A3COL[1:0]) and Address BSZ ROW Multiplex Output (1) [1:0] [1:0]

160,

161

6.7 Interrupt Response Time 104

Table 7.12 Relationship

between Register Settings



(see figure 6.5).

Deleted and amended

REJ09

А3

ROW

[1:0]

prevention and collision processing

CRC processing

4. The CPU ... Instead of executing the decoded instruction, the CPU starts interrupt exception

Table 6.3 lists ... handling routine begins. Figure an example of the pipeline operation when an IR

А3

COL

[1:0]

Setting

A2/3

BSZ

[1:0]

Rev. 6.00 Jul. 15, 2009 Pag

164,	Delete	d				
165	Setting	1		Setting		
r	A3 BSZ [1:0]	A3 ROW [1:0]	A3 COL [1:0]	<del>A3</del> BSZ [1:0]	A3 ROW [1:0]	A C [1
165,	Delete	d				
166	Setting	J		Setting		
	<del>A3</del> BSZ [1:0]	A3 ROW [1:0]	A3 COL [1:0]	<del>A3</del> BSZ [1:0]	A3 ROW [1:0]	A C [1
167,	Delete	d				
168	Setting	J		Setting		
i	A3 BSZ [1:0]	A3 ROW [1:0]	A3 COL [1:0]	<del>A3</del> BSZ [1:0]	A3 ROW [1:0]	A C [1
253	Amend	ded				
	below.	The Ethe	erC transm	nits and red	ceives PAl	JSE
	165, 166, 167, 168	165 Setting  A3 BSZ [1:0]  165, Delete 166 Setting  A3 BSZ [1:0]  167, Delete 168 Setting  A3 BSZ [1:0]  253 Amend The own below.	Setting	Setting	Setting   Setting	Setting   Setting

BSZ

[1:0]

ROW

[1:0]

COL [1:0]



Multiplex Output (3)

Rev. 6.00 Jul. 15, 2009 Page 796 of 816

•	Flow Control Defect 2			in the H4576191, the delect has been com-			
1:	12.2.6 EtherC/E-DMAC		Amended				
Status Re	tatus Register (EESR)		Bit	Description			
			21	Frame Transmit Complete			
				Indicates that all the data specified by the descriptor has been transmitted to the Eth The transfer status is written back to the redescriptor. For 1-frame/1-buffer processin 1-frame transmission is completed and the transmission descriptor valid bit (TACT) in descriptor is not set, transmission is compand this bit is set to 1. Likewise, for multip buffer processing, when the last data in the is transmitted and the transmission descriptor is not transmission is completed and this bit is set. After frame transmission, the E-DMAC writed secretary to the transmission of the transmission, the E-DMAC writed secretary to the transmission is completed and this bit is secretary.			

transmission status back to the descriptor 0: Transfer not complete, or no transfer di

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

1: Transfer complete

[Workaround]

335

Added

13.3.4 DMA Channel Control

Registers 0 to 3 (CHCR\_0 to

CHCR\_3) [Notice]



This bit is available only in SCFCR_0 and SCFCR_2, this bit is reserved. The initial vector the write value should always be 0.  O: Modem signal disabled*		
Note: *	The CTS pin state has no effect on tran	
	operations regardless of the input value	
	RTS pin state has no effect on receive	
	SCFCR_the write 0: Mode 1: Mode Note: *	

				operations, either.		
16.3.1 Mode Register	450	Ame	nded			
(SIMDR)				Initial		
		Bit	Bit Name	Value	R/W	Description
		5	-	0	R	Reserved
						This bit is always rea
						The write value shou
						always be 0.

RENESAS

		15 to (	0 SIRDR Undefined R 15 to 0
16.3.7 Status Register	464	Delete	ed
(SISTR)		Bit	Description
		0	Receive FIFO Overflow
			0: No receive FIFO overflow
			1: Receive FIFO overflow
			A receive FIFO overflow means that writing has when the receive FIFO is full.
			When a receive FIFO overflow occurs, the SIO indicates overflow, and receive data is lost.
			- This bit is valid when the RXE bit in SICTR
			When 1 is written to this bit, the contents a cleared. Writing 0 to this bit is invalid.
			If the issue of interrupts by this bit is enable
			SIOF interrupt is issued.
Table 16.7 Audio Mode	482	Delete	ed
Specification for Receive Data	1	Note:	Left and right same audio mode is not sur receive data.

15 to 0



To execute 8-bit monaural transmission of

reception, use the left channel.

Op (Ex Tra	ure 16.9 (2) Transmission eration in Master Mode cample of Half-Duplex unsmission by the CPU with MAE=0)
	4.9 Transmit and Receive ning
[No	tes on Usage]
18.	2 Notes on Usage
19.	6 Usage Notes

I/O pins to low or high when the pins are not do from outside. Notes on processing the input pin follows:

RENESAS

489

500.

501

577

591

Added

Added

Added

Amended

The weak keeper circuit is included in all pins of MD5, MD3, MD2, MD1, MD0, ASEMD, TESTM EXTAL, XTAL, TxP, TxM, RxP, RxM, EXRES1 TSTBUSA. The weak keeper is a circuit, alway operating while the power is on, that fixes the interpretation of the power is on.

When using pins having the weak keeper of input pins and driving these pins to a certain from outside, adjust the resistance of pull-udown resistors to let the weak keeper circuithe intended levels. (2 kΩ and 8 kΩ are recommended respectively.) The larger the resistance is, the longer the transition time addition, a large resistance may fail to let the keeper circuit to keep the intended levels. Therefore, when the resistors adjusted comparatively large are used, ensure that a transition does not delay in the system.

Rev. 6.00 Jul. 15, 2009 Page 800 of 816

REJ09B0237-0600

IEEE802.3 standard. Non-supported registers (7 be read as hexadecimal "FFFF". Figure 22.3 How to Derive 635 Amended CO\_MDIO\_DIR CO MDO CO MDI 635 Amended The CO\_MDC signal is an a-periodic clock provided

Phy core and obtain its status. This interface sup registers 0 through 6 as required by Clause 22 of


MDIO Signal from Core	
Signals	
-	

22.4.1 Serial Management Interface (SMI)

station management controller (SMC), part of the The CO\_MDI signal receives serial data (comma the controller SMC. The CO\_MDO sends serial d (status) to the SMC.

Figure 22.5 MDIO Timing and 636

Amended



Frame Structure (WRITE Cycle)

		a window of 4000 bytes (40us). This window en maximum packet size of 1514 bytes, allowed by 802.3 standard, can be received with no interfer					
22.11 Internal I/O Signals	667	Amended					
<ul> <li>Management signals</li> </ul>		Signal Name	Туре	Description			
		CO_MDI	I	Management Data Input: Se management data input.			
		CO_MDO	0	Management Data Output: S management data output.			
		CO_MDC	I	Management Clock: Serial management clock.			
		CO MDIO DIR	0	Management Data Direction			

Deleted

669

Special logic in the descrambler ensures synchron with the remote PHY by searching for IDLE symbol

used to control output enabl

for MDIO.

(4) Waveform Adjustment for Tx100 Output

Rev. 6.00 Jul. 15, 2009 Page 802 of 816

REJ09B0237-0600

22.13 Usage Notes


(4) Descrambling



RENESAS

'	
	11: Two steps down
	10: Regular
	01: One step down
	oo. One step up

Figure 22.10 Role of Each Bit- Field (Example of Rising- Waveform) Slope is- Controlled in Four Segments	_	Deleted
(b) Adjustment Register for Tx10 Waveform Output	672 to 677	Added
(c) Detailed Descriptions		
(d) Other Control Methods		



function registers of Port C as something but E function, that is, I/O ports and LED outputs of t

In the case of utilizing the external PHY LSI, selec EtherC function of the pin function controllers and up the internal registers of the PHY LSI with the M

Select the EtherC functions with pin function of

1. Activation of the external PHY LSI.

PCCRH2 = H'0155 PCCRL1 = H'5555 PCCRL2 = H'5555

summing up with both side of the magneti (even if the magnetic is in the RJ45 conne

chip PHY.

. . . . . . . .

management frame.

RENESAS

Amended

PVSS: Analog ground R4, R5: Please set the terminating resistance as 5

23.3.1 The Procedures of Setting Up the On-Chip PHY

23.3.2 The Procedures of Set 690

Rev. 6.00 Jul. 15, 2009 Page 804 of 816

REJ09B0237-0600

Up the External PHY LSI

3. Activation of the on-chip PHY module To activate the on-chip PHY module, set the pi

> PCCRH2 = H'0000 PCCRL1 = H'0000 PCCRL2 = H'FF00

Amended

689

Order	<ul> <li>Power-off order</li> </ul>
	<ul> <li>In the reverse order of power-on, first turn</li> </ul>
	1.8-V system power, then turn off the 3.3-

system power, then turn off the 3.3power within 10 ms. This time should be a possible. The system design must ensure

states of pins or undefined period of an in state do not cause erroneous system ope

some systems, Vcc may exceed 3.3-V sys power (Vcc > 3.3-V system power) tempo the falling edge. Even in this case, the inv potential difference must be 0.3 V or less.

REJ09

Rev. 6.00 Jul. 15, 2009 Pag

Table 25.7 Clock Timing	735, 736	Amended				
		Item	Symbol	Min.	Max.	
		CK_PHY clock input frequency	f <sub>CKPHY</sub>	25 –100 ppm* <sup>1</sup>	25 +100 ppm* <sup>1</sup>	
		CK_PHY cleak input- cycle time	∓ <sub>CKPHYeye</sub>	<del>30.006</del>	40.004	
		CK_PHY clock input low pulse width	t <sub>CKPHYL</sub>	12	_	
		RES assert time	t <sub>resw</sub>	20	_	
		Notes: 1. Error margin means frequency tolerance (reference value). Recommending under of peak to peak jitter.				
		<ol> <li>t<sub>boyc</sub> indicates the period of the externa (Βφ).</li> </ol>				



= 11 [ns] + 10 [ns] = 21 [ns]

As the frequency, 47.62 [MHz]

Therefore, when the bus clock is 47.62

more, at least either setup time or hold t

cannot be satisfied during 1-bus clock.

following notes should be confirmed.

· When the hardware-wait function is us synchronously

The bus clock frequency must be low er satisfy the AC specification above.

· When the hardware-wait function is us asynchronously

correctly.

To ensure the setup time until the start of input assertion of WAIT, insert appropria number of the software wait after the T1 Then, even if the AC specification above

be satisfied, the accesses can be execu

REJ09

Pin State	description, each weak keepe operating. For details on the w circuit, see section 19.6, Usag			eak keeper Is on the we	circuit eak kee
B. Product Code Lineup	792	Added			
				Operating	Solder
		Product Code	Catalogue Code	Temperature	Compo
		DS76190B125BG	R4S76190B125BG	–20 to 70°C	Non-Pb
		DS76190N125BG	R4S76190N125BG	–20 to 85°C	Non-Pb
		DS76190W125BG	R4S76190W125BG	–20 to 85°C	Non-Pb

DS76190D125BG R4S76190D125BG

DS76191B125BGV R4S76191B125BGV -20 to 70°C

DS76191N125BGV R4S76191N125BGV -20 to 85°C

DS76191W125BGV R4S76191W125BGV -20 to 85°C

DS76191D125BGV R4S76191D125BGV -40 to 85°C

-40 to 85°C

Non-Pb

Pb-free

Pb-free

Pb-free

Pb-free

Rev. 6.00 Jul. 15, 2009 Page 808 of 816

REJ09B0237-0600



10M transmit drivers	Bus state controller (BSC)
4B/5B encoding 648	Byte-selection SRAM interface
5B/4B decoding	
	$\mathbf{C}$
A	Cache
Access wait control	Cache structure
Accessing MII registers258	Carrier sense
Address array60	Cases when exceptions are accept
Address error exception handling	Changing clock operating mode
Address error sources73	Changing division ratio
Address multiplexing	Changing frequency
Addressing modes32	Changing multiplication ratio
Alignment	Clock operating modes
Arithmetic operation instructions 45	Clock pulse generator (CPG)
Asynchronous mode	Coherency of cache and
Auto-negotiation658	external memory
Auto-negotiation disabling 660	Collision detect
Auto-refreshing	Compare match timer (CMT)
Auto-request mode	Connection to PHY-LSI
	Control registers
	CPU
	Cycle-steal mode

10Base-1 receive ...... 656

10M receive data across the MII............. 656

10M receive input and squelch................................ 656

10M transmit data across the MII.......... 655



REJ09

Boundary scan.....

Branch instructions .....

Burst mode.....

Burst read.....

Burst write.....

E	Initial values of registers
Endian/access size and data alignment 143	Input clock to PHY module
Equalizer, baseline wander correction	Instruction formats
and clock and data recovery 652	Instruction set
EtherC receiver	Intermittent mode
EtherC transmitter	Interrupt controller (INTC)
Ethernet controller (EtherC)	Interrupt exception handling
Ethernet controller direct memory	Interrupt exception handling
access controller (E-DMAC)267	vector table
Exception handling	Interrupt priority
Exception handling operations 68	Interrupt response time
Exception handling vector table 69	Interrupt sequence
Extension of chip select $(\overline{CSn})$	Interrupt sources
assertion period156	IRQ interrupts
External request mode 343	Isolate mode
$\mathbf{F}$	J
Features of instructions	Jabber detection
Fixed mode	
Flow control	
	L
	LED description
G	Link integrity test
General illegal instructions77	Logic operation instructions
General registers (Rn)25	Loopback operation

Rev. 6.00 Jul. 15, 2009 Page 810 of 816

General signals .......667



RE	Rev. 6.00 Jul. 15, 2009 Pag
Parallel detection	BRDR
equest mode	DDMDD 500 60
On-chip peripheral module interrupts 99 On-chip peripheral module	BAMRA
NMI interrupt	
ransmit/receive processing	Receiver errors
ranemit/racaiva processing 304	D :

Miscellaneous functions ...... 661

Module standby mode......232

transmit/receive processing ...... 304

Multi-buffer frame

Receive descriptor 0 (RD0)......

Receive descriptor 1 (RD1)......

Receive descriptor 2 (RD2)......

HIFDATA 525, 696,
HIFBCR
HIFBICR 527, 696, HIFDATA 525, 696,
HIFBICR 527, 696, HIFDATA 525, 696,
l l
HIFDTR526, 696,
HIFEICR 523, 696,
HIFGSR 518, 696,
HIFIDX515, 696,
HIFIICR523, 696,
HIFMCR 521, 696,
HIFSCR 518, 696,
ICR0 86, 694,
IPGR 251, 698,
IPR
IPRA694,
IPRB694,
IPRC693,
IPRD693,
IPRE693,
IPRF693,
IPRG693,
IRQCR 87, 694,
IRQSR90, 694,
LCCR248, 698,
MAFCR 250, 698,
MAHR245, 698,

FDR......285, 697

FRECR......249, 698

CMCSR\_1 ..... 696, 709, 725

CMNCR.....116, 697, 711, 726

, , , ,	_	
PDCRL2 567, 693, 703, 723	SAR_1	692
PDDRL 586, 693, 703, 723	SAR_2	692
PDIORL 566, 693, 703, 723	SAR_3	692
PECRH1 569, 693, 703, 723	SCBRR	
PECRH2 569, 693, 704, 723	SCBRR_0	694
PECRL1 569, 693, 704, 723	SCBRR_1	69:
PECRL2 569, 693, 704, 723	SCBRR_2	69:
PEDRH 589, 693, 703, 723	SCFCR	
PEDRL 589, 693, 703, 723	SCFCR_0	694
PEIORH 569, 693, 703, 723	SCFCR_1	69:
PEIORL 569, 693, 703, 723	SCFCR_2	
PHYIFADDRR 687, 696, 708, 725	SCFDR	
PHYIFCR 685, 696, 708, 725	SCFDR_0	694
PHYIFSMIR2 686, 696, 708, 725	SCFDR_1	
PHYIFSMIR3 687, 696, 708, 725	SCFDR_2	
PHYIFSR 688, 696, 709, 725	SCFRDR	
PIR244, 698, 716, 727	SCFRDR_0	
PSR247, 698, 717, 727	SCFRDR_1	
RBWAR 288, 698, 715, 727	SCFRDR_2	
RDFAR288, 698, 716, 727	SCFSR	
RDLAR272, 697, 714, 727	SCFSR_0	694
Register 0 (basic control)643	SCFSR_1	
REN	Rev. 6.00 Jul. 15	5, 2009 Pag

PCCRH2......561, 693, 703, 723 PCCRL1 ...... 561, 693, 703, 723

PCCRL2 ...... 561, 693, 703, 723

PCDRH...... 584, 693, 703, 722

PCDRL ...... 584, 693, 703, 722

PCIORH ..... 561, 693, 703, 722

PCIORL...... 561, 693, 703, 722



2009 Pag REJ09

RMCR......286, 69

RMFCR......283, 69

RTCNT ...... 141, 69

RTCOR ...... 142, 69

RTCSR......139, 69

SAR..... SAR\_0......692

SCSMR_1695, 706, 724	TRSCER 281, 697
SCSMR_2695, 706, 724	TSFRCR249, 698
SCSPTR409	WTCNT 217, 694
SCSPTR_0 694, 706, 724	WTCSR217, 694
SCSPTR_1695, 706, 724	Relationship between
SCSPTR_2695, 707, 725	refresh requests and bus cycles
SCTSR382	Reset
SDBPR 617	Re-starting auto-negotiation
SDBSR618	RISC-type
SDCR138, 697, 713, 726	Round-robin mode
SDID625, 694, 704, 723	
SDIR617, 694, 704, 723	
SICDAR473, 695, 707, 725	$\mathbf{S}$
SICTR695	SCIF initialization
SICTR 452, 707, 725	(asynchronous mode)
SIFCTR 695	SCIF initialization
SIFCTR 467, 707, 725	(synchronous mode)
SIIER465, 695, 707, 725	Scrambling
SIMDR449, 695, 707, 725	SDRAM direct connection
SIRCR458, 696, 708, 725	SDRAM interface
SIRDAR472, 695, 707, 725	Searching cache
SIRDR456, 695, 708, 725	Self-refreshing
SISCR469, 695, 707, 725	Serial communication interface wit
SISTR459, 695, 707, 725	FIFO (SCIF)
	,
Rev. 6.00 Jul. 15, 2009 Page 814 of 816	
	ESAS

SCSCR\_0...... 694, 705, 724

SCSCR\_1...... 695, 706, 724

SCSCR\_2......695, 706, 724

SCSMR.......383

SCSMR 0...... 694, 705, 724

TFTR......284, 697

TLFRCR ...... 250, 698

TPAUSER......252, 699

TRIMD ...... 290, 698

TROCR......247, 698

Stack states after exception	Types of exceptions triggered by
handling ends79	instructions
State transition51	Types of power-down modes
Synchronous mode	
System control instructions	
System registers	$\mathbf{U}$
	U memory
	User break controller (UBC)
T	User break interrupt
TAP controller	User debugging interface (H-UDI
The procedures of	
set up the external PHY LSI 690	
The procedures of	$\mathbf{W}$
setting up the on-chip PHY689	Wait between access cycles
Transmit descriptor 0 (TD0)293	Watchdog timer (WDT)
Transmit descriptor 1 (TD1)295	Write access

Transmit descriptor 2 (TD2)......295

Rev. 6.00 Jul. 15, 2009 Pag

REJ09

Write-back buffer.....

Rev. 6.00 Jul. 15, 2009 Page 816 of 816 REJ09B0237-0600

RENESAS

## Renesas 32-Bit RISC Microcomputer Hardware Manual SH7619 Group

Publication Date: Rev.1.00, Mar. 18, 2005

Rev.6.00, Jul. 15, 2009

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

© 2009. Renesas Technology Corp., All rights reserved. Printed in Japan.



### **RENESAS SALES OFFICES**

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: -865 (21) 5877-1818, Fax: -485 (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655 &213-0200, Fax: <655 &278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 × (2) 796-3115, Fax: <82 × (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, M. Tel: <603> 7955-9390, Fax: <603> 7955-9510

# SH7619 Group Hardware Manual



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC2-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F631ECDFBV0 C8051F389-B-GQ C8051F392-A-GMR ISD-ES1600\_USB\_PROG 901015X SC705C8AE0VFBE STM8TL53G4U6 PIC16F877-04/P-B R5F10Y17ASP#30 CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR LC87F0G08AUJA-AH CP8361BT STM8S207C6T3 CG8421AF