### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

## General Description

The MAX11600-MAX11605 low-power, 8-bit, multichannel, analog-to-digital converters (ADCs) feature internal track/hold (T/H), voltage reference, clock, and an ${ }^{2}{ }^{2} \mathrm{C}$-compatible 2 -wire serial interface. These devices operate from a single supply and require only $350 \mu \mathrm{~A}$ at the maximum sampling rate of 188 ksps . AutoShutdown ${ }^{\text {TM }}$ powers down the devices between conversions, reducing supply current to less than $1 \mu \mathrm{~A}$ at low throughput rates. The MAX11600/MAX11601 provide 4 analog input channels each, the MAX11602/MAX11603 provide 8 analog input channels each while the MAX11604/MAX11605 provide 12 analog input channels. The analog inputs are software configurable for unipolar or bipolar and single-ended or pseudo-differential operation.
The full-scale analog input range is determined by the internal reference or by an externally applied reference voltage ranging from 1V to VDD. The MAX11601/ MAX11603/MAX11605 feature a 2.048 V internal reference and the MAX11600/MAX11602/MAX11604 feature a 4.096V internal reference.
The MAX11600/MAX11601 are available in 8-pin SOT23 packages. The MAX11602-MAX11605 are available in 16-pin QSOP packages. The MAX11600-MAX11605 are guaranteed over the extended industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$. Refer to the MAX11606MAX11611 for 10-bit devices and to the MAX11612MAX11617 for 12-bit devices.

## Applications

Handheld Portable Applications
Medical Instruments
Battery-Powered Test Equipment Solar-Powered Remote Systems
Received-Signal-Strength Indicators
System Supervision

- High-Speed $\mathrm{I}^{2} \mathrm{C}$-Compatible Serial Interface 400kHz Fast Mode 1.7MHz High-Speed Mode - Single Supply
2.7V to 3.6V (MAX11601/MAX11603/MAX11605)
4.5V to 5.5V (MAX11600/MAX11602/MAX11604)
- Internal Reference
2.048V (MAX11601/MAX11603/MAX11605)
4.096V (MAX11600/MAX11602/MAX11604)
- External Reference: 1V to VDD
- Internal Clock
- 4-Channel Single-Ended or 2-Channel PseudoDifferential (MAX11600/MAX11601)
- 8-Channel Single-Ended or 4-Channel PseudoDifferential (MAX11602/MAX11603)
- 12-Channel Single-Ended or 6-Channel PseudoDifferential (MAX11604/MAX11605)
- Internal FIFO with Channel-Scan Mode
- Low Power
$350 \mu \mathrm{~A}$ at 188ksps
$110 \mu \mathrm{~A}$ at 75 ksps
$8 \mu \mathrm{~A}$ at 10ksps
$1 \mu \mathrm{~A}$ in Power-Down Mode
- Software Configurable Unipolar/Bipolar
- Small Packages

8-Pin SOT23 (MAX11600/MAX11601)
16-Pin QSOP (MAX11602-MAX11605)

Pin Configurations and Typical Operating Circuit appear at end of data sheet.

## Ordering Information/Selector Guide

| PART | TEMP RANGE | PIN-PACKAGE | TUE <br> (LSB) | INPUT <br> CHANNELS | INTERNAL <br> REFERENCE (V) |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| MAX11600EKA + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SOT 23 | $\pm 2$ | 4 | 4.096 |
| MAX11601EKA + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SOT 23 | $\pm 2$ | 4 | 2.048 |
| MAX11602EEE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 1$ | 8 | 4.096 |
| MAX11603EEE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 1$ | 8 | - |
| MAX11604EEE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 1$ | 12 | - |
| MAX11605EEE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 1$ | 12 | - |

+Denotes a lead(Pb)-free/RoHS-compliant package.
AutoShutdown is a trademark of Maxim Integrated Products, Inc.

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

## ABSOLUTE MAXIMUM RATINGS

| $V_{D}$ | -0.3V to +6V |
| :---: | :---: |
| AINO-AIN11, REF to |  |
| GND ....................-0.3V to the lower of (VDD | and +6V |
| SDA, SCL to GND..............................................-0.3V to +6V |  |
| Maximum Current into Any Pin .................................... $\pm 50 \mathrm{~mA}$ |  |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| 8 -Pin SOT23 (derate $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ). | 567 mW |
| 16-Pin QSOP (derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above +70 |  |

Operating Temperature Range $\qquad$
$\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature ...................................................... $+150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow) .................................................. $260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $V_{D D}=2.7 \mathrm{~V}$ to 3.6 V (MAX11601/MAX11603/MAX11605), $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (MAX11600/MAX11602/MAX11604). External reference, $V_{\text {REF }}=2.048 \mathrm{~V}$ (MAX11601/MAX11603/MAX11605), $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}$ (MAX11600/MAX11602/MAX11604). External clock, fSCL $=$ $1.7 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY (Note 1) |  |  |  |  |  |
| Resolution |  |  | 8 |  | Bits |
| Relative Accuracy | INL | (Note 2) |  | $\pm 1$ | LSB |
| Differential Nonlinearity | DNL | No missing codes over temperature |  | $\pm 1$ | LSB |
| Offset Error |  |  |  | $\pm 1.5$ | LSB |
| Offset-Error Temperature Coefficient |  |  | 3 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Gain Error |  | (Note 3) |  | $\pm 1$ | LSB |
| Gain Temperature Coefficient |  |  | $\pm 1$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Total Unadjusted Error | TUE | MAX11600/MAX11601 | $\pm 0.5$ | $\pm 2$ | LSB |
|  |  | MAX11602/MAX11603 | $\pm 0.5$ | $\pm 1$ |  |
|  |  | MAX11604/MAX11605 | $\pm 0.5$ | $\pm 1$ |  |
| Channel-to-Channel Offset Matching |  |  | $\pm 0.1$ |  | LSB |
| Channel-to-Channel Gain Matching |  |  | $\pm 0.5$ |  | LSB |
| Input Common-Mode Rejection Ratio | CMRR | Pseudo-differential input mode | 75 |  | dB |
|  |  |  |  |  |  |
| Signal-to-Noise Plus Distortion | SINAD |  | 49 |  | dB |
| Total Harmonic Distortion | THD | Up to the 5th harmonic | -69 |  | dB |
| Spurious-Free Dynamic Range | SFDR |  | 69 |  | dB |
| Channel-to-Channel Crosstalk |  | (Note 4) | 75 |  | dB |
| Full-Power Bandwidth |  | -3dB point | 2.0 |  | MHz |
| Full-Linear Bandwidth |  | SINAD > 49dB | 200 |  | kHz |
| CONVERSION RATE |  |  |  |  |  |
| Conversion Time (Note 5) | tconv | Internal clock |  | 6.1 | $\mu \mathrm{s}$ |
|  |  | External clock | 4.7 |  |  |

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{D D}=2.7 \mathrm{~V}$ to 3.6 V (MAX11601/MAX11603/MAX11605), $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (MAX11600/MAX11602/MAX11604). External reference, $V_{\text {REF }}=2.048 \mathrm{~V}$ (MAX11601/MAX11603/MAX11605), $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}$ (MAX11600/MAX11602/MAX11604). External clock, fSCL $=$ $1.7 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{D D}=2.7 \mathrm{~V}$ to 3.6 V (MAX11601/MAX11603/MAX11605), $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (MAX11600/MAX11602/MAX11604). External reference $V_{\text {REF }}=2.048 \mathrm{~V}$ (MAX11601/MAX11603/MAX11605), VREF $=4.096 \mathrm{~V}$ (MAX11600/MAX11602/MAX11604). External clock, fsCL $=$ $1.7 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Supply Voltage (Note 10) | VDD | MAX11601/MAX11603/MAX11605 |  | 2.7 | 3.6 | V |
|  |  | MAX11600/MAX11602/MAX11604 |  | 4.5 | 5.5 |  |
| Supply Current | IDD | fsAMPLE = <br> 188ksps | Internal REF, external clock | 350650 |  | $\mu \mathrm{A}$ |
|  |  |  | External REF, external clock | 250 |  |  |
|  |  | fSAMPLE = <br> 75ksps | External REF, external clock | 110 |  |  |
|  |  |  | External REF, internal clock | 150 |  |  |
|  |  | fSAMPLE = 10ksps | External REF, external clock | 8 |  |  |
|  |  |  | External REF, internal clock | 10 |  |  |
|  |  | fsAMPLE = <br> 1ksps | External REF, external clock | 2 |  |  |
|  |  |  | External REF, internal clock | 2.5 |  |  |
|  |  | Power-down |  | 1 | 10 |  |
| Power-Supply Rejection Ratio | PSRR | (Note 11) |  | $\pm 0.25$ | $\pm 1$ | LSB/V |
| TIMING CHARACTERISTICS FOR 2-WIRE FAST MODE (Figures 1a and 2) |  |  |  |  |  |  |
| Serial-Clock Frequency | fSCL |  |  |  | 400 | kHz |
| Bus Free Time Between a STOP (P) and a START (S) Condition | tBUF |  |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold Time for START Condition | thD.STA |  |  | 0.6 |  | $\mu \mathrm{s}$ |
| Low Period of the SCL Clock | tıow |  |  | 1.3 |  | $\mu \mathrm{s}$ |
| High Period of the SCL Clock | tHIGH |  |  | 0.6 |  | $\mu \mathrm{s}$ |
| Setup Time for a Repeated START Condition (Sr) | tSU.STA |  |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD.DAT | (Note 12) |  | 0 | 150 | ns |
| Data Setup Time | tSU.DAT |  |  | 100 |  | ns |
| Rise Time of Both SDA and SCL Signals, Receiving | tR | (Note 13) |  | $20+0.1 C_{B}$ | 300 | ns |
| Fall Time of SDA Transmitting | $\mathrm{t}_{\mathrm{F}}$ | (Note 13) |  | $20+0.1 C_{B}$ | 300 | ns |
| Setup Time for STOP Condition | tsu.sto |  |  | 0.6 |  | $\mu \mathrm{s}$ |
| Capacitive Load for Each Bus Line | CB |  |  | 400 |  | pF |
| Pulse Width of Spike Suppressed | tSP |  |  |  | 50 | ns |
| TIMING CHARACTERISTICS FOR 2-WIRE HIGH-SPEED MODE (Figures 1b and 2) |  |  |  |  |  |  |
| Serial-Clock Frequency | fSCLH | (Note 14) |  |  | 1.7 | MHz |
| Hold Time (Repeated) START Condition | thD.STA |  |  | 160 |  | ns |
| Low Period of the SCL Clock | tlow |  |  | 320 |  | ns |
| High Period of the SCL Clock | thigh |  |  | 120 |  | ns |
| Setup Time for a Repeated START Condition (Sr) | tsu.sta |  |  | 160 |  | ns |

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{D D}=2.7 \mathrm{~V}$ to 3.6 V (MAX11601/MAX11603/MAX11605), $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (MAX11600/MAX11602/MAX11604). External reference, $V_{\text {REF }}=2.048 \mathrm{~V}\left(\right.$ MAX11601/MAX11603/MAX11605), $V_{\text {REF }}=4.096 \mathrm{~V}$ (MAX11600/MAX11602/MAX11604). External clock, fSCL $=$ $1.7 \mathrm{MHz}, \mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Uata Hold Time | thD.DAT | (Note 12) | 0 | 150 | ns |
| Data Setup Time | tsU.DAT |  | 10 |  | ns |
| Rise Time of SCL Signal <br> (Current Source Enabled) | tRCL | (Note 13) | 20 | ns |  |
| Rise Time of SCL Signal After <br> Acknowledge Bit | trCL1 | (Note 13) | 20 | 160 | ns |
| Fall Time of SCL Signal | tFCL | (Note 13) | 20 | 80 | ns |
| Rise Time of SDA Signal | tRDA | (Note 13) | 20 | 160 | ns |
| Fall Time of SDA Signal | tFDA | (Note 13) | 20 | 160 | ns |
| Setup Time for STOP Condition | tSU, STO |  | 160 | ns |  |
| Capacitive Load for Each Bus Line | CB |  | 0 | 400 | pF |
| Pulse Width of Spike Suppressed | tSP |  | 10 | ns |  |

Note 1: The MAX11600/MAX11602/MAX11604 are tested at $V_{D D}=5 \mathrm{~V}$ and the MAX11601/MAX11603/MAX11605 are tested at VD $=3 \mathrm{~V}$. All devices are configured for unipolar, single-ended inputs.
Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range and offsets have been calibrated.
Note 3: Offset nulled.
Note 4: Ground on channel; sine wave applied to all off channels.
Note 5: Conversion time is defined as the number of clock cycles (eight) multiplied by the clock period. Conversion time does not include acquisition time. SCL is the conversion clock in the external clock mode.
Note 6: The absolute voltage range for the analog inputs (AINO-AIN11) is from GND to VDD.
Note 7: When AIN_/REF (MAX11600/MAX11601/MAX11604/MAX11605) or REF (MAX11602/MAX11603) is configured to be an internal reference (SEL[2:1] = 11), decouple AIN_/REF or REF to GND with a $0.01 \mu$ F capacitor.
Note 8: The switch connecting the reference buffer to AIN $\_$/REF or REF has a typical on-resistance of $675 \Omega$.
Note 9: ADC performance is limited by the converter's noise floor, typically 1.4 mV P-p.
Note 10: Electrical characteristics are guaranteed from $V_{D D(M I N)}$ to $V_{D D(M A X) . ~ F o r ~ o p e r a t i o n ~ b e y o n d ~ t h i s ~ r a n g e, ~ s e e ~ t h e ~ T y p i c a l ~}^{\text {a }}$ Operating Characteristics.
Note 11: Power-supply rejection ratio is measured as:

$$
\frac{\left[V_{F S}(3.3 \mathrm{~V})-V_{F S}(2.7 \mathrm{~V})\right] \times \frac{2^{\mathrm{N}}}{\mathrm{~V}_{\mathrm{REF}}}}{3.3 \mathrm{~V}-2.7 \mathrm{~V}}
$$

for the MAX11601/MAX11603/MAX11605, where $N$ is the number of bits. Power-supply rejection ratio is measured as:

$$
\frac{\left[V_{F S}(5.5 \mathrm{~V})-V_{F S}(4.5 \mathrm{~V})\right] \times \frac{2^{\mathrm{N}}}{\mathrm{~V}_{R E F}}}{5.5 \mathrm{~V}-4.5 \mathrm{~V}}
$$

for the MAX11600/MAX11602/MAX11604, where $N$ is the number of bits.
Note 12: A master device must provide a data hold time for SDA (referred to $V_{I L}$ of SCL) to bridge the undefined region of SCL's falling edge (Figure 1).
Note 13: $C_{B}=$ total capacitance of one bus line in $p F$. $t_{R}$, $t_{F D A}$, and $t_{F}$ measured between $0.3 V_{D D}$ and $0.7 V_{D D}$. The minimum value is specified at $T_{A}=+25^{\circ} \mathrm{C}$ with $\mathrm{C}_{B}=400 \mathrm{pF}$.
Note 14: fSCLH must meet the minimum clock low time plus the rise/fall times.

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

Typical Operating Characteristics
( $V_{D D}=3.3 V$ (MAX11601/MAX11603/MAX11605), $V_{D D}=5 V(M A X 11600 / M A X 11602 / M A X 11604)$, fSCL $=1.7 \mathrm{MHz}$, external clock ( $33 \%$ duty cycle), fSAMPLE $=188 \mathrm{ksps}$, single ended, unipolar, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SHUTDOWN SUPPLY CURRENT vs. TEMPERATURE


NORMALIZED 4.096V REFERENCE VOLTAGE vs. SUPPLY VOLTAGE



AVERAGE SUPPLY CURRENT vs.


INTERNAL 4.096V REFERENCE VOLTAGE vs. TEMPERATURE



AVERAGE SUPPLY CURRENT VS. CONVERSION RATE (EXTERNAL CLOCK)


INTERNAL 2.048V REFERENCE VOLTAGE vs. SUPPLY VOLTAGE


### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

## Typical Operating Characteristics (continued)

( $V_{D D}=3.3 V$ (MAX11601/MAX11603/MAX11605), $V_{D D}=5 V(M A X 11600 / M A X 11602 / M A X 11604)$, fSL $=1.7 \mathrm{MHz}$, external clock ( $33 \%$ duty cycle), fSAMPLE $=188 \mathrm{ksps}$, single ended, unipolar, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


FFT PLOT


OFFSET ERROR vs. TEMPERATURE


OFFSET ERROR vs. SUPPLY VOLTAGE


GAIN ERROR vs. SUPPLY VOLTAGE


### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX11600 MAX11601 | MAX11602 MAX11603 | MAX11604 MAX11605 |  |  |
| 1, 2, 3 | 12, 11, 10 | 12, 11, 10 | AINO, AIN1, AlN2 | Analog Inputs |
| - | 9-5 | 9-5 | AlN3-AIN7 |  |
| - | - | 4, 3, 2 | AlN8-AIN10 |  |
| 4 | - | - | AIN3/REF | Analog Input 3/Reference Input/Output. Selected in the setup register (see Tables 1 and 6). |
| - | 1 | - | REF | Reference Input/Output. Selected in the setup register (see Tables 1 and 6). |
| - | - | 1 | AIN11/REF | Analog Input 11/Reference Input/Output. Selected in the setup register (see Tables 1 and 6). |
| 5 | 13 | 13 | SCL | Clock Input |
| 6 | 14 | 14 | SDA | Data Input/Output |
| 7 | 15 | 15 | GND | Ground |
| 8 | 16 | 16 | VDD | Positive Supply. Bypass to GND with a 0.1 HF capacitor. |
| - | 2, 3, 4 | - | N.C. | No Connection |

## Detailed Description

The MAX11600-MAX11605 ADCs use successiveapproximation conversion techniques and input T/H circuitry to capture and convert an analog signal to a serial 8 -bit digital output. The MAX11600/MAX11601 are 4 -channel ADCs, the MAX11602/MAX11603 are 8 -channel ADCs and the MAX11604/MAX11605 are 12-channel ADCs. These devices feature a high-speed 2 -wire serial interface supporting data rates up to 1.7MHz. Figure 3 shows the simplified functional diagram for the MAX11604/MAX11605.

Power Supply
The MAX11600-MAX11605 operate from a single supply and consume $350 \mu \mathrm{~A}$ at sampling rates up to 188 ksps . The MAX11601/MAX11603/MAX11605 feature a 2.048 V internal reference and the MAX11600/MAX11602/ MAX11604 feature a 4.096 V internal reference. All devices can be configured for use with an external reference from 1 V to $\mathrm{V}_{\mathrm{DD}}$.

## Analog Input and Track/Hold

The MAX11600-MAX11605 analog input architecture contains an analog input multiplexer (MUX), a T/H capacitor, T/H switches, a comparator, and a switched capacitor digital-to-analog converter (DAC) (Figure 4).
In single-ended mode, the analog input multiplexer connects $\mathrm{CT}_{\mathrm{T} / \mathrm{H}}$ to the analog input selected by $\mathrm{CS}[3: 0]$ (see the Configuration/Setup Bytes (Write Cycle) section). The
charge on $\mathrm{CT}_{\mathrm{T} / \mathrm{H}}$ is referenced to GND when converted. In pseudo-differential mode, the analog input multiplexer connects $\mathrm{C}_{\mathrm{T} / \mathrm{H}}$ to the positive analog input selected by $\mathrm{CS}[3: 0]$. The charge on $\mathrm{CT} / \mathrm{H}$ is referenced to the negative analog input when converted.
The MAX11600-MAX11605 input configuration is pseudo-differential in that only the signal at the positive analog input is sampled with the T/H circuitry. The negative analog input signal must remain stable within $\pm 0.5 \mathrm{LSB}$ ( $\pm 0.1 \mathrm{LSB}$ for best results) with respect to GND during a conversion. To accomplish this, connect a $0.1 \mu \mathrm{~F}$ capacitor from the negative analog input to GND. See the Single-Ended/Pseudo-Differential Input section.
During the acquisition interval, the T/H switches are in the track position and $\mathrm{CT}_{\mathrm{T}} / \mathrm{H}$ charges to the analog input signal. At the end of the acquisition interval, the $\mathrm{T} / \mathrm{H}$ switches move to the hold position retaining the charge on CT/H as a sample of the input signal.
During the conversion interval, the switched capacitive DAC adjusts to restore the comparator input voltage to zero within the limits of 8 -bit resolution. This action requires eight conversion clock cycles and is equivalent to transferring a charge of $18 \mathrm{pF} \times(\mathrm{V}$ IN $+-\mathrm{VIN}-)$ from $\mathrm{CT}_{\mathrm{T} / \mathrm{H}}$ to the binary weighted capacitive DAC, forming a digital representation of the analog input signal.
Sufficiently low source impedance is required to ensure an accurate sample. A source impedance below $1.5 \mathrm{k} \Omega$ does not significantly degrade sampling accuracy. To

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs



Figure 1. $1^{2}$ C Serial-Interface Timing
minimize sampling errors with higher source impedances, connect a 100pF capacitor from the analog input to GND. This input capacitor forms an RC filter with the source impedance limiting the analog input bandwidth. For larger source impedances, use a buffer amplifier to maintain analog input signal integrity.
When operating in internal clock mode, the T/H circuitry enters its tracking mode on the ninth falling clock edge of the address byte (see the Slave Address section). The T/H circuitry enters hold mode two internal clock cycles later. A conversion or a series of conversions is then internally clocked (eight clock cycles per conversion) and the MAX11600-MAX11605 hold SCL Iow. When operating in external clock mode, the T/H circuitry enters track mode on the seventh falling edge of a valid slave address byte. Hold mode is then entered on the falling edge of the eighth clock cycle. The conversion is performed during the next eight clock cycles.
The time required for the $\mathrm{T} / \mathrm{H}$ circuitry to acquire an input signal is a function of input capacitance. If the analog input source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time ( $\mathrm{t} A C Q$ ) is the minimum time needed for the signal to be acquired. It is calculated by:

Figure 2. Load Circuit

$$
t_{A C Q} \geq 6.25 \times(\text { RSOURCE }+ \text { RIN }) \times \text { CIN }
$$

where RSOURCE is the analog input source impedance, RIN $=2.5 \mathrm{k} \Omega$, and $\mathrm{CIN}=18 \mathrm{pF}$. tACQ is $1 / \mathrm{fSCL}$ for external clock mode. For internal clock mode, the acquisition time is two internal clock cycles. To select RSOURCE, allow 625ns for tACQ in internal clock mode to account for clock frequency variations.


### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs



Figure 3. MAX11604/MAX11605 Simplified Functional Diagram


Figure 4. Equivalent Input Circuit

## Analog Input Bandwidth

The MAX11600-MAX11605 feature input tracking circuitry with a 2 MHz small signal bandwidth. The 2 MHz input bandwidth makes it possible to digitize highspeed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

## Analog Input Range and Protection

 Internal protection diodes clamp the analog input to $V_{D D}$ and GND. These diodes allow the analog inputs to swing from (GND - 0.3 V ) to ( $\mathrm{V} D \mathrm{D}+0.3 \mathrm{~V}$ ) without causing damage to the device. For accurate conversions, the inputs must not go more than 50 mV below GND or above VDD. If the analog input exceeds VDD by more than 50 mV , the input current should be limited to 2 mA .
### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

## Table 1. Setup Byte Format

| $\begin{aligned} & \text { BIT } 7 \\ & \text { (MSB) } \end{aligned}$ | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | $\begin{aligned} & \text { BIT } 0 \\ & \text { (LSB) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REG | SEL2 | SEL1 | SELO | CLK | $\mathrm{BIP} / \overline{\mathrm{UNI}}$ | $\overline{\mathrm{RST}}$ | X |
| BIT | NAME | DESCRIPTION |  |  |  |  |  |
| 7 | REG | Register bit. 1 = setup byte, $0=$ configuration byte (Table 2). |  |  |  |  |  |
| 6 | SEL2 | Three bits select the reference voltage and the state of AIN_/REF (MAX11600/MAX11601/MAX11604/MAX11605) or REF (MAX11602/MAX11603) (Table 6). Default to 000 at power-up. |  |  |  |  |  |
| 5 | SEL1 |  |  |  |  |  |  |
| 4 | SELO |  |  |  |  |  |  |
| 3 | CLK | 1 = external clock, $0=$ internal clock. Defaulted to zero at power-up. |  |  |  |  |  |
| 2 | $\mathrm{BIP} / \overline{\mathrm{UNI}}$ | 1 = bipolar, $0=$ unipolar. Defaulted to zero at power-up (see the Unipolar/Bipolar section). |  |  |  |  |  |
| 1 | $\overline{\mathrm{RST}}$ | 1 = no action, $0=$ resets the configuration register to default. Setup register remains unchanged. |  |  |  |  |  |
| 0 | X | Don't care; can be set to 1 or 0 . |  |  |  |  |  |

Single-Ended/Pseudo-Differential Input
The SGL/DIF bit of the configuration byte configures the MAX11600-MAX11605 analog input circuitry for singleended or pseudo-differential inputs (Table 2). In singleended mode (SGL/DIF $=1$ ), the digital conversion results are the difference between the analog input selected by CS[3:0] and GND (Table 3). In pseudo-differential mode (SGL/DIF $=0$ ), the digital conversion results are the difference between the positive and the negative analog inputs selected by CS[3:0] (Table 4). The negative analog input signal must remain stable within $\pm 0.5 \mathrm{LSB}( \pm 0.1 \mathrm{LSB}$ for best results) with respect to GND during a conversion.

## Unipolar/Bipolar

When operating in pseudo-differential mode, the BIP/ UNI bit of the setup byte (Table 1) selects unipolar or bipolar operation. Unipolar mode sets the differential analog input range from zero to $V_{\text {REF }}$. A negative differential analog input in unipolar mode causes the digital output code to be zero. Selecting bipolar mode sets the differential input range to $\pm V_{\text {REF }} / 2$, with respect to the negative input. The digital output code is binary in unipolar mode and two's complement binary in bipolar mode (see the Transfer Functions section).
In single-ended mode, the MAX11600-MAX11605 always operate in unipolar mode regardless of the $\mathrm{BIP/UNI}$ setting, and the analog inputs are internally referenced to GND with a full-scale input range from zero to VREF.

Digital Interface
The MAX11600-MAX11605 feature a 2 -wire interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX11600-MAX11605 and the master at rates up to 1.7 MHz . The MAX11600-MAX11605 are slaves that transmit and receive data. The master (typically a microcontroller) initiates data transfer on the bus and generates SCL to permit that transfer.
SDA and SCL must be pulled high. This is typically done with pullup resistors ( $500 \Omega$ or greater) (see Typical Operating Circuit). Series resistors (Rs) are optional. They protect the input architecture of the MAX11600-MAX11605 from high-voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals.

## Bit Transfer

One data bit is transferred during each SCL clock cycle. Nine clock cycles are required to transfer the data in or out of the MAX11600-MAX11605. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals (see the START and STOP Conditions section). Both SDA and SCL idle high when the bus is not busy.

START and STOP Conditions
The master initiates a transmission with a START condition (S), a high-to-low transition on SDA with SCL high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA, while

# 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs 

SCL is high (Figure 5). A repeated START condition (Sr) can be used in place of a STOP condition to leave the bus active and in its current timing mode (see the HS Mode section).

## Acknowledge Bits

Successful data transfers are acknowledged with an acknowledge bit (A) or a not-acknowledge bit ( $\overline{\mathrm{A}}$ ). Both the master and the MAX11600-MAX11605 (slave) generate acknowledge bits. To generate an acknowledge bit, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 6). To generate a not acknowledge bit, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.
Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

## Slave Address

A bus master initiates communication with a slave device by issuing a START condition followed by a slave address. When idle, the MAX11600-MAX11605 continuously wait for a START condition followed by their slave address. When the MAX11600-MAX11605 recognize their slave address, they are ready to accept or send data. The slave address has been factory programmed and is always 1100100 for the MAX11600/ MAX11601, 1101101 for MAX11602/MAX11603, and 1100101 for MAX11604/MAX11605 (Figure 7). The least significant bit (LSB) of the address byte (R/W) determines whether the master is writing to or reading from the MAX11600-MAX11605 (R/W = zero selects a write condition. R/W $=1$ selects a read condition). After receiving the address, the MAX11600-MAX11605 (slave) issue an acknowledge by pulling SDA low for one clock cycle.

## Bus Timing

At power-up, the MAX11600-MAX11605 bus timing defaults to fast mode (F/S mode), allowing conversion rates up to 44 ksps . The MAX11600-MAX11605 must operate in high-speed mode (HS mode) to achieve conversion rates up to 188 ksps . Figure 1 shows the bus timing for the MAX11600-MAX11605 2-wire interface.

HS Mode
At power-up, the MAX11600-MAX11605 bus timing is set for F/S mode. The master selects HS mode by


Figure 5. START and STOP Conditions


Figure 6. Acknowledge Bits
addressing all devices on the bus with the HS mode master code 0000 1XXX ( $\mathrm{X}=$ don't care). After successfully receiving the HS-mode master code, the MAX11600-MAX11605 issues a not acknowledge, allowing SDA to be pulled high for one clock cycle (Figure 8). After the not acknowledge, the MAX11600-MAX11605 are in HS mode. The master must then send a repeated START followed by a slave address to initiate HS mode communication. If the master generates a STOP condition, the MAX11600MAX11605 return to F/S mode.

## Configuration/Setup Bytes (Write Cycle)

Write cycles begin with the master issuing a START condition followed by 7 address bits (Figure 7) and 1 write bit ( $\mathrm{R} / \overline{\mathrm{W}}=$ zero). If the address byte is successfully received, the MAX11600-MAX11605 (slave) issue an acknowledge. The master then writes to the slave. The slave recognizes the received byte as the setup byte (Table 1) if the most significant bit (MSB) is 1 . If the MSB is zero, the slave recognizes that byte as the configuration byte (Table 2). The master can write either 1 or 2 bytes to the slave in any order (setup byte then configuration byte; configuration byte then setup byte; setup byte only; configuration byte only; Figure 9). If the slave receives bytes successfully, it issues an acknowledge. The master ends the write cycle by issuing a STOP condition or a repeated START condition. When operating in HS mode, a STOP condition returns the bus to F/S mode (see the HS Mode section).

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs



Figure 7. Slave Address Byte


Figure 8. F/S Mode to HS Mode Transfer

## Data Byte (Read Cycle)

A read cycle must be initiated to obtain conversion results. Read cycles begin with the bus master issuing a START condition followed by 7 address bits and a read bit $(R / \bar{W}=1)$. If the address byte is successfully received, the MAX11600-MAX11605 (slave) issue an acknowledge. The master then reads from the slave. After the master has received the results, it can issue an acknowledge if it wants to continue reading or a not acknowledge if it no longer wishes to read. If the MAX11600-MAX11605 receive a not acknowledge, they release SDA, allowing the master to generate a STOP or repeated START. See the Clock Mode and Scan Mode sections for detailed information on how data is obtained and converted.

## Clock Mode

The clock mode determines the conversion clock, the acquisition time, and the conversion time. The clock mode also affects the scan mode. The state of the setup byte's CLK bit determines the clock mode (Table 1). At power-up, the MAX11600-MAX11605 default to internal clock mode (CLK = zero).

Internal Clock
When configured for internal clock mode (CLK = zero), the MAX11600-MAX11605 use their internal oscillator as the conversion clock. In internal clock mode, the MAX11600-MAX11605 begin tracking analog input on the ninth falling clock edge of a valid slave address byte. Two internal clock cycles later, the analog signal is acquired and the conversion begins. While tracking and converting the analog input signal, the MAX11600-MAX11605 hold SCL low (clock stretching). After the conversion completes, the results are stored in

# 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs 



Figure 9. Write Cycle
random access memory (RAM). If the scan mode is set for multiple conversions, they all happen in succession with each additional result being stored in RAM. The MAX11600/MAX11601 contain 8 bytes of RAM, the MAX11602/MAX11603 contain 8 bytes of RAM, and the MAX11604/MAX11605 contain 12 bytes of RAM. Once all conversions are complete, the MAX11600MAX11605 release SCL, allowing it to be pulled high. The master can now clock the results out of the output shift register at a clock rate of up to 1.7 MHz . SCL is stretched for a maximum acquisition and conversion time of $7.6 \mu \mathrm{~s}$ per channel (Figure 10).
The device RAM contains all of the conversion results when the MAX11600-MAX11605 release SCL. The converted results are read back in a first-in-first-out (FIFO) sequence. If AIN_/REF is set to be a reference input or output (SEL1 = 1, Table 6), AIN_/REF is excluded from a multichannel scan. This does not apply to the MAX11602/MAX11603 as each provides separate pins for AIN7 and REF. RAM contents can be read continuously. If reading continues past the last result stored in RAM, the pointer wraps around and points to the first result. Note that only the current conversion results are read from memory. The device must be addressed with a read command to obtain new conversion results.
The internal clock mode's clock stretching quiets the SCL bus signal, reducing the system noise during conversion. Using the internal clock also frees the master (typically a microcontroller) from the burden of running the conversion clock.

## External Clock

When configured for external clock mode (CLK = 1), the MAX11600-MAX11605 use SCL as the conversion clock. In external clock mode, the MAX11600MAX11605 begin tracking the analog input on the seventh falling clock edge of a valid slave address byte. One SCL clock cycle later, the analog signal is acquired and the conversion begins. Unlike internal clock mode, converted data is available immediately after the slave-address acknowledge bit. The device continuously converts input channels dictated by the scan mode until given a not acknowledge. There is no need to re-address the device with a read command to obtain new conversion results (Figure 11).
The conversion must complete in 9 ms or droop on the T/H capacitor degrades conversion results. Use internal clock mode if the SCL clock period exceeds 1 ms .
The MAX11600-MAX11605 must operate in external clock mode for conversion rates up to 188 ksps .

## Scan Mode

SCAN0 and SCAN1 of the configuration byte set the scan-mode configuration. Table 5 shows the scanning configurations. If AIN $\_$/REF is set to be a reference input or output (SEL1 = 1, Table 6), AIN_/REF is excluded from a multichannel scan. This does not apply to the MAX11602/MAX11603 as each provides separate pins for AIN7 and REF.

# 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs 

## Table 2. Configuration Byte Format

| $\begin{aligned} & \hline \text { BIT } 7 \\ & \text { (MSB) } \end{aligned}$ | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | $\begin{aligned} & \text { BIT } 0 \\ & \text { (LSB) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REG | SCAN1 | SCANO | CS3 | CS2 | CS1 | CSO | SGL/DIF |
| BIT | NAME |  |  |  |  |  |  |
| 7 | REG | Register bit. | up byte | ), $0=0$ | n byte |  |  |
| 6 | SCAN1 | Scan select bits. Two bits select the scanning configuration (Table 5). Default to 00 at power-up. |  |  |  |  |  |
| 5 | SCANO |  |  |  |  |  |  |
| 4 | CS3 | Channel select bits. Four bits select which analog input channels are to be used for conversion (Tables 3 and 4). Default to 0000 at power-up. For the MAX11600/MAX11601, CS3 and CS2 are internally set to 0 . For the MAX11602/MAX11603, CS3 is internally set to zero. |  |  |  |  |  |
| 3 | CS2 |  |  |  |  |  |  |
| 2 | CS1 |  |  |  |  |  |  |
| 1 | CSO |  |  |  |  |  |  |
| 0 | SGL/DIF | $1=$ single-ended, $0=$ pseudo-differential (Tables 3 and 4). Default to 1 at power-up (see the Single-Ended/Pseudo-Differential Input section). |  |  |  |  |  |

## Applications Information

Power-On Reset
The configuration and setup registers (Tables 1 and 2) default to a single-ended, unipolar, single-channel conversion on AINO using the internal clock with VDD as the reference and AIN_/REF (MAX11600/MAX11601/ MAX11604/MAX11605) configured as an analog input. For the MAX11602/MAX11603, the REF pin is floating after power-up. The RAM contents are unknown after power-up.

## Automatic Shutdown

SEL[2:0] of the setup byte (Tables 1 and 6) controls the state of the reference and AIN_/REF (MAX11600/ MAX11601/MAX11604/MAX11605) or REF (MAX11602/ MAX11603). If automatic shutdown is selected (SEL[2:0] = 100), shutdown occurs between conversions when the MAX11600-MAX11605 are idle. When operating in external clock mode, a STOP condition must be issued to place the devices in idle mode and benefit from automatic shutdown. A STOP condition is not necessary in internal clock mode to benefit from automatic shutdown because powerdown occurs once all contents are written to memory (Figure 10). All analog circuitry is inactive in shutdown and supply current is less than $1 \mu \mathrm{~A}$. The digital conversion results are maintained in RAM during shutdown and are available for access through the serial interface at any time prior to a STOP or repeated START condition.
When idle, the MAX11600-MAX11605 wait for a START condition followed by their slave address (see the Slave Address section). Upon reading a valid address byte, the MAX11600-MAX11605 power up. The analog circuits do not require any wakeup time from shutdown, whether using external or internal reference.

Automatic shutdown results in dramatic power savings, particularly at slow conversion rates. For example, at a conversion rate of 10 ksps , the average supply current for the MAX1036 is $8 \mu \mathrm{~A}$ and drops to $2 \mu \mathrm{~A}$ at 1 ksps . At 0.1 ksps the average supply current is just $1 \mu \mathrm{~A}$ (see Average Supply Current vs. Conversion Rate in the Typical Operating Characteristics section).

Reference Voltage SEL[2:0] of the setup byte (Table 1) controls the reference and the AIN_/REF (MAX11600/MAX11601/ MAX11604/MAX11605) or REF (MAX11602/MAX11603) configuration (Table 6). When AIN_/REF (MAX11600/ MAX11601/MAX11604/MAX11605) is configured to be a reference input or reference output (SEL1 $=1$ ), conversions on AIN_/REF appear as if AIN_/REF is connected to GND (see note 2 of Tables 3 and 4).

## Internal Reference

 The internal reference is 4.096 V for the MAX11600/ MAX11602/MAX11604 and 2.048V for the MAX11601/ MAX11603/MAX11605. SEL1 of the setup byte controls whether AIN_/REF (MAX11600/MAX11601/MAX11604/ MAX11605) is used for an analog input or a reference (Table 6). When AIN_/REF (MAX11600/MAX11601/ MAX11604/MAX11605) or REF (MAX11602/MAX11603) is configured to be an internal reference output (SEL[2:1] = 11), decouple AIN_/REF (MAX11600/MAX11601/ MAX11604/MAX11605) or REF (MAX11602/MAX11603) to GND with a $0.01 \mu \mathrm{~F}$ capacitor. Due to the decoupling capacitor and the $675 \Omega$ reference source impedance, allow $80 \mu$ s for the reference to stabilize during initial power-up. Once powered up, the reference always remains on until reconfigured. The reference should not be used to supply current for external circuitry. When the MAX11602/MAX11603 is in shutdown, the internal reference output is in a high-impedance state.$\qquad$

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

| $\square$ | MASTER TO SLAVE |
| :--- | :--- |
| SLAVE TO MASTER |  |

A. SINGLE CONVERSION WITH INTERNAL CLOCK

B. SCAN MODE CONVERSIONS WITH INTERNAL CLOCK


NOTE: $\mathrm{t}_{\mathrm{ACQ}}+\mathrm{t}_{\mathrm{CONV}} \leq 7.6 \mu \mathrm{~s}$ PER CHANNEL.

Figure 10. Internal Clock Mode Read Cycles

A. SINGLE CONVERSION WITH EXTERNAL CLOCK

B. SCAN MODE CONVERSIONS WITH EXTERNAL CLOCK


Figure 11. External Clock Mode Read Cycles

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

Table 3. Channel Selection in Single-Ended Mode (SGL/DIF $=1$ )

| CS3 ${ }^{1}$ | CS2 ${ }^{1}$ | CS1 | CSO | AINO | AIN1 | AIN2 | AIN3 ${ }^{2}$ | AIN4 | AIN5 | AIN6 | AIN7 | AIN8 | AIN9 | AIN10 | AIN11 ${ }^{2}$ | GND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | + |  |  |  |  |  |  |  |  |  |  |  | - |
| 0 | 0 | 0 | 1 |  | + |  |  |  |  |  |  |  |  |  |  | - |
| 0 | 0 | 1 | 0 |  |  | + |  |  |  |  |  |  |  |  |  | - |
| 0 | 0 | 1 | 1 |  |  |  | + |  |  |  |  |  |  |  |  | - |
| 0 | 1 | 0 | 0 |  |  |  |  | + |  |  |  |  |  |  |  | - |
| 0 | 1 | 0 | 1 |  |  |  |  |  | + |  |  |  |  |  |  | - |
| 0 | 1 | 1 | 0 |  |  |  |  |  |  | + |  |  |  |  |  | - |
| 0 | 1 | 1 | 1 |  |  |  |  |  |  |  | + |  |  |  |  | - |
| 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | + |  |  |  | - |
| 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |  | + |  |  | - |
| 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |  |  | + |  | - |
| 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |  | + | - |
| 1 | 1 | 0 | 0 | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 0 | 1 | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |

1 For the MAX11600/MAX11601, CS3 and CS2 are internally set to zero. For the MAX11602/MAX11603, CS3 is internally set to zero. 2 When SEL1 = 1, a single-ended read of AIN3/REF (MAX11600/MAX11601) or AIN11/REF (MAX11604/MAX11605) returns GND. This does not apply to the MAX11602/MAX11603 as each provides separate pins for AIN7 and REF.

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

Table 4. Channel Selection in Pseudo-Differential Mode (SGL/DIF =0) ${ }^{1}$

| CS3 ${ }^{2}$ | CS2 ${ }^{2}$ | CS1 | CSO | AINO | AIN1 | AIN2 | AIN3 ${ }^{2}$ | AlN4 | AlN5 | AIN6 | AIN7 | AIN8 | AIN9 | AIN10 | AIN11 ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | + | - |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | - | + |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 0 |  |  | + | - |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 |  |  | - | + |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 |  |  |  |  | + | - |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 |  |  |  |  | - | + |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 |  |  |  |  |  |  | + | - |  |  |  |  |
| 0 | 1 | 1 | 1 |  |  |  |  |  |  | - | + |  |  |  |  |
| 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | + | - |  |  |
| 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | - | + |  |  |
| 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |  |  | + | - |
| 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |  |  | - | + |
| 1 | 1 | 0 | 0 |  |  |  |  |  | Res | ved |  |  |  |  |  |
| 1 | 1 | 0 | 1 |  |  |  |  |  | Res | ved |  |  |  |  |  |
| 1 | 1 | 1 | 0 |  |  |  |  |  | Res | ved |  |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  |  |  | Res | ved |  |  |  |  |  |

${ }^{1}$ When scanning multiple channels (SCANO $=0$ ), CSO $=0$ causes the even-numbered channel-select bits to be scanned, while CSO $=1$ causes the odd-numbered channel-select bits to be scanned. For example, if the MAX11604/MAX11605 SCAN[1:0] = 00 and CS[3:0] = 1010, a pseudo-differential read returns AINO-AIN1, AIN2-AIN3, AIN4-AIN5, AIN6-AIN7, AIN8-AIN9, and AIN10-AIN11. If the MAX11604/MAX11605 SCAN[1:0] = 00 and $C S[3: 0]=1011$, a pseudo-differential read returns AIN1-AINO, AIN3-AIN2, AIN5-AIN4, AINT-AIN6, AIN9-AIN8, and AIN11-AIN10.
${ }^{2}$ For the MAX11600/MAX11601, CS3 and CS2 are internally set to zero. For the MAX11602/MAX11603, CS3 is internally set to zero.
${ }^{3}$ When SEL1 $=1$, a pseudo-differential read between AIN2 and AIN3/REF (MAX11600/MAX11601) or AIN10 and AIN11/REF (MAX11604/MAX11605) returns the difference between GND and AIN2 or AIN10, respectively. For example, a pseudo-differential read of 1011 returns the negative difference between AIN10 and GND. This does not apply to the MAX11602/MAX11603 as each provides separate pins for AIN7 and REF.

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

## Table 5. Scanning Configuration

| SCAN1 | SCANO | SCANNING CONFIGURATION |
| :---: | :---: | :---: |
| 0 | 0 | Scans up from AINO to the input selected by CS3-CSO (default setting). |
| 0 | 1 | Converts the input selected by CS3-CS0 eight times.* |
| 1 | 0 | MAX11600/MAX11601: Scans upper half of channels. <br> Scans up from AIN2 to the input selected by CS1 and CSO. When CS1 and CSO are set for AINO, AIN1, and AIN2, the scanning stops at AIN2 (MAX11600/MAX11601). |
|  |  | MAX11602/MAX11603: Scans upper quartile of channels. <br> Scans up from AIN6 to the input selected by CS3-CS0. When CS3-CS0 is set for AINO-AIN6, the scanning stops at AIN6 (MAX11602/MAX11603). |
|  |  | MAX11604/MAX11605: Scans upper half of channels. <br> Scans up from AIN6 to the input selected by CS3-CS0. When CS3-CS0 is set for AINO-AIN6, the scanning stops at AIN6 (MAX11604/MAX11605). |
| 1 | 1 | Converts the channel selected by CS3-CS0.* |

*When operating in external clock mode, there is no difference between SCAN[1:0] = 01 and SCAN[1:0] = 11 and converting continues until a not acknowledge occurs.

Table 6. Reference Voltage, AIN_/REF, and REF Format

| SEL2 | SEL1 | SELO | REFERENCE <br> VOLTAGE | AIN/REF <br> (MAX11600/ <br> MAX11601/ <br> MAX11604/ <br> MAX11605) | REF <br> (MAX11602/ <br> MAX11603) | INTERNAL <br> REFERENCE STATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | X | VDD | Analog input | Not connected | Always off |
| 0 | 1 | X | External reference | Reference input | Reference input | Always off |
| 1 | 0 | 0 | Internal reference | Analog input | Not connected | AutoShutdown |
| 1 | 0 | 1 | Internal reference | Analog input | Not connected | Always on |
| 1 | 1 | X | Internal reference | Reference output | Reference output | Always on |

$X=$ Don't care.

## External Reference

The external reference can range from 1.0 V to $\mathrm{V}_{\mathrm{DD}}$. For maximum conversion accuracy, the reference must be able to deliver up to $30 \mu \mathrm{~A}$ and have an output impedance of $1 \mathrm{k} \Omega$ or less. If the reference has a higher output impedance or is noisy, bypass it to GND as close as possible to AIN_REF (MAX11600/MAX11601/MAX11604/MAX11605) or REF (MAX11602/MAX11603) with a $0.1 \mu \mathrm{~F}$ capacitor.

## Transfer Functions

 Output data coding for the MAX11600-MAX11605 is binary in unipolar mode and two's complement binary in bipolar mode with $1 \mathrm{LSB}=\mathrm{V}_{\text {REF }} / 2^{\mathrm{N}}$ where N is the number of bits (8). Code transitions occur halfway between successive-integer LSB values. Figures 12 and 13 show the input/output (I/O) transfer functions for unipolar and bipolar operations, respectively.
### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs



Figure 12. Unipolar Transfer Function


Figure 14. Power-Supply and Grounding Connections


Figure 13. Bipolar Transfer Function

## Layout, Grounding, and Bypassing

For best performance, use PC boards. Wire-wrap configurations are not recommended since the layout should ensure proper separation of analog and digital traces. Do not run analog and digital lines parallel to each other, and do not lay out digital signal paths underneath the ADC package. Use separate analog and digital PCB ground sections with only one star point (Figure 14) connecting the two ground systems (analog and digital). For lowest noise operation, ensure the ground return to the star ground's power supply is low impedance and as short as possible. Route digital signals far away from sensitive analog and reference inputs.
High-frequency noise in the power supply (VDD) could influence the proper operation of the ADC's fast comparator. Bypass VDD to the star ground with a $0.1 \mu \mathrm{~F}$ capacitor located as close as possible to the MAX11600-MAX11605 power-supply pin. Minimize capacitor lead length for best supply-noise rejection, and add an attenuation resistor ( $5 \Omega$ ) if the power supply is extremely noisy.

## 2．7V to 3．6V and 4．5V to 5．5V，Low－Power， 4－／8－／12－Channel 2－Wire Serial 8－Bit ADCs

## Definitions

Integral Nonlinearity
Integral nonlinearity（INL）is the deviation of the values on an actual transfer function from a straight line．This straight line can be either a best－straight－line fit or a line drawn between the end points of the transfer function， once offset and gain errors have been nullified．The INL is measured using the end point method．

## Differential Nonlinearity

Differential nonlinearity（DNL）is the difference between an actual step width and the ideal value of 1 LSB．A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function．

## Aperture Jitter

Aperture jitter（tAJ）is the sample－to－sample variation in the time between the samples．

Aperture Delay
Aperture delay（tAD）is the time between the rising edge of the sampling clock and the instant when an actual sample is taken．

Signal－to－Noise Ratio
For a waveform perfectly reconstructed from digital sam－ ples，signal－to－noise ratio（SNR）is the ratio of full－scale analog input（RMS value）to the RMS quantization error （residual error）．The ideal，theoretical minimum analog－ to－digital noise is caused by quantization error only and results directly from the ADC＇s resolution（ N bits）：

$$
S N R=(6.02 \times N+1.76) d B
$$

In reality，there are other noise sources besides quanti－ zation noise，including thermal noise，reference noise， clock jitter，etc．Therefore，SNR is computed by taking the ratio of the RMS signal to the RMS noise，which includes all spectral components minus the fundamen－ tal，the first five harmonics，and the DC offset．

Signal－to－Noise Plus Distortion
Signal－to－noise plus distortion（SINAD）is the ratio of the fundamental input frequency＇s RMS amplitude to RMS equivalent of all other ADC output signals．

SINAD $(\mathrm{dB})=20 \times \log ($ SignalRMS／Noiserms $)$
Effective Number of Bits
Effective number of bits（ENOB）indicates the global accuracy of an ADC at a specific input frequency and sampling rate．An ideal ADC＇s error consists of quanti－ zation noise only．With an input range equal to the ADC＇s full－scale range，calculate the ENOB as follows：
ENOB = (SINAD - 1.76)/6.02

## Total Harmonic Distortion

Total harmonic distortion（THD）is the ratio of the RMS sum of the input signal＇s first five harmonics to the fun－ damental itself．This is expressed as：

$$
\mathrm{THD}=20 \times \log \left(\sqrt{\left(\mathrm{V}_{2}^{2}+\mathrm{V}_{3}^{2}+\mathrm{V}_{4}^{2}+\mathrm{V}_{5}^{2}\right)} / \mathrm{V}_{1}\right)
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude，and $\mathrm{V}_{2}$ through $V_{5}$ are the amplitudes of the 2nd－through 5th－order harmonics．

Spurious－Free Dynamic Range Spurious－free dynamic range（SFDR）is the ratio of RMS amplitude of the fundamental（maximum signal compo－ nent）to the RMS value of the next－largest distortion component．

Chip Information
PROCESS：BiCMOS

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

MAX11600-MAX11605
$\qquad$ Pin Configurations



For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 8 SOT23 | $\mathrm{K} 8 \mathrm{CN}+2$ | $\underline{\mathbf{2 1 - 0 0 7 8}}$ |
| 16 QSOP | $\mathrm{E} 16+4$ | $\underline{\mathbf{2 1 - 0 0 5 5}}$ |

### 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs

| Revision History |  |  |
| :--- | :---: | :---: |
| REVISION <br> NUMBER REVISION <br> DATE DESCRIPTION PAGES <br> CHANGED <br> 0 $4 / 09$ Introduction of the MAX11600/MAX11601/MAX11603 - <br> 1 $7 / 09$ Introduction of the MAX11602/MAX11604/MAX11605 1 <br> 2 $3 / 10$ Changed top mark on the MAX11600/MAX11601 1 |  |  |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog to Digital Converters - ADC category:

## Click to view products by Maxim manufacturer:

Other Similar products are found below :
017539FB 020296DB ADC0820CNEN AD7916BRMZ-RL7 AD9257TCPZ-65-EP ADC0804LCD ADC0808 MCP37211-200I/TE 512761G AD9695BCPZ-625 AD9695BCPZ-1300 MX574AKEQI MAX15511TGTL+ MAX11156ETC+T MAX1111EEE/V+ AD7175-8BCPZ-RL7 AD9530BCPZ MAX1436BECQ+D MAX16924GGM/VY+ MAX11108AVB+T MAX11647EUA+T MCP33141-10T-E/MS MCP33141D-05T-E/MS MCP33151D-05T-E/MS MCP3202T-CI/MS MAX11137ATI+T MAX11136ATI+T MAX11612EUA+T MAX11212AEUB+T MAX11101EUB+T AD4001BCPZ-RL7 MAX14002AAP+T MCP33141-05T-E/MS MAX11636EEE+T MCP33141D-10T-E/MS MCP33151-05T-E/MS MCP33151-10T-E/MS MCP33151D-10T-E/MS MAX11259AWX+T AD7091R-5BRUZ-RL7 ADE1201ACCZ ADE1202ACCZ LTC1864CS8\#PBF LTC2418CGNPBF LTC2433-1IMS\#PBF LTC2442CGPBF LTC2400CS8\#PBF LTC2414CGNPBF TC7109ACKW TC7109CLW

