

# HT9200A/B DTMF Generators

#### Features

- Operating voltage: 2.0V~5.5V
- Serial mode for the HT9200A
- Serial/parallel mode for the HT9200B

#### **General Description**

The HT9200A/B tone generators are designed for  $\mu$ C interfaces. They can be instructed by a  $\mu$ C to generate 16 dual tones and 8 single tones from the DTMF pin. The HT9200A provides a serial mode whereas the HT9200B contains a

- Low standby current
- Low total harmonic distortion
- 3.58MHz crystal or ceramic resonator

selectable serial/parallel mode interface for various applications such as security systems, home automation, remote control through telephone lines, communication systems, etc.

#### **Selection Table**

Function Part No.	Operating Voltage	OSC Frequency	Interface	Package	
HT9200A	2V~5.5V	3.58MHz	Serial	8 DIP/SOP	
HT9200B	2V~5.5V	3.58MHz	Serial/Parallel	14 DIP/SOP	

#### **Block Diagram**



1



## **Pin Assignment**

CE C	1	8	□ VDD	
X2 C	2	7	□ DTMF	
X1 C	3	6	□ DATA	
VSS C	4	5	□ CLK	
HT9200A – 8 DIP/SOP				

# **Pad Assignment**



Unit: µm Pad Pad Y Y Х Х No. No. 1 -553.30 430.40 8 553.30 -523.502 -553.30 -133.509 553.30 -190.303 -553.30 -328.50 553.30 4.70 10 4 -553.30 -523.50340.30 11 553.30 5 -220.10 -523.50 374.90 523.50 12 6 -25.10 -523.50 523.50 13 -279.307 308.10 -523.50

14 🗆 VDD 13 🗆 DTMF

12 DATA

11 CLK 10 🕁 S/P

9 🗖 D3 8 D D2

Œ₫ı Х2Ц2 Х1 Ц 3

VSS □ 4

₽0 🗆 6

**Pad Coordinates** 

HT9200B - 14 DIP/SOP

Chip size:  $1460 \times 1470 \ (\mu m)^2$ 

\* The IC substrate should be connected to VSS in the PCB layout artwork.

#### **Pin Description**

Pin Name	I/O	Internal Connection	Description
CE	Ι	CMOS IN Pull-high	Chip enable, active low
X2	0		The system oscillator consists of an inverter, a bias resistor, and
X1	Ι	Oscillator	the required load capacitor on chip. The oscillator function can be implemented by Connect a standard 3.579545MHz crystal to the X1 and X2 terminals.
VSS	—	_	Negative power supply
NC	—	_	No connection

2



Pin Name	I/O	Internal Connection	Description
D0~D3	I	CMOS IN Pull-high or floating	Data inputs for the parallel mode When the IC is operating in the serial mode, the data input terminals (D0~D3) are included with a pull-high resistor. When the IC is operating in the parallel mode, these pins become floating.
<u></u> S/P	Ι	CMOS IN	Operation mode selection input S/P="H": Parallel mode S/P="L": Serial mode
CLK	I	CMOS IN Pull-high or floating	Data synchronous clock input for the serial mode When the IC is operating in the parallel mode, the input terminal (CLK) is included with a pull-high resistor. When the IC is operating in the serial mode, this pin becomes floating.
DATA	I	CMOS IN Pull-high or floating	Data input terminal for the serial mode When the IC is operating in the parallel mode, the input terminal (DATA) is included with a pull-high resistor. When the IC is operating in the serial mode, this pin becomes floating.
DTMF	0	CMOS OUT	Output terminal of the DTMF signal
VDD	_		Positive power supply, 2.0V~5.5V for normal operation

#### Approximate internal connection circuits



3



### **Absolute Maximum Ratings\***

Supply Voltage0.3V to 6V	Storage Temperature50°C to 125°C
Input Voltage V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3V	Operating Temperature20°C to 75°C

\*Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

#### **Electrical Characteristics**

Ta	=2	5	°C
Ia	-~	J	U

	<b>D</b> (		Test Conditions	M*	<b>T</b>		<b>.</b>	
Symbol	Parameter	VDD	Conditions	Min.	Typ.	Max.	Unit	
V <sub>DD</sub>	Operating Voltage	_	—	2	_	5.5	V	
T	Openating Current	2.5V	$\overline{S}/P=V_{DD},D0\sim D3=V_{SS},$	_	240	2500	۸	
IDD	Operating Current	5.0V	$\overline{\text{CE}}$ =V <sub>SS</sub> , No load		950	3000	μA	
VIL	"Low" Input Voltage		_	VSS	_	$0.2 V_{\text{DD}}$	V	
V <sub>IH</sub>	"High" Input Voltage	—	—	$0.8V_{DD}$		V <sub>DD</sub>	V	
Lamp	Standby Current	2.5V	$\overline{S}/P=V_{DD},\overline{CE}=V_{DD},$			1		
ISIB	Standby Current	5.0V	No load	—		2	μΑ	
D-	Dull high Desistance	2.5V	Ver OV	120	180	270		
кр	Pull-nigh Resistance	5.0V	VOL=0V	45	68	100	KΩ	
t <sub>DE</sub>	DTMF Output Delay Time (Parallel Mode)	5V		_	t <sub>UP</sub> +6	t <sub>UP</sub> +8	ms	
VTDC	DTMF Output DC Level	2V~ 5.5V	DTMF Output	0.45V <sub>DD</sub>		0.75V <sub>DD</sub>	V	
ITOL	DTMF Sink Current	2.5V	V <sub>DTMF</sub> =0.5V	-0.1			mA	
VTAC	DTMF Output AC Level	2.5V	Row group, $R_L=5k\Omega$	0.12	0.15	0.18	Vrms	
Acr	Column Pre-emphasis	2.5V	Row group=0dB	1	2	3	dB	
RL	DTMF Output Load	2.5V	$t_{HD} \leq -23 dB$	5	_	_	kΩ	
t <sub>HD</sub>	Tone Signal Distortion	2.5V	$R_L=5k\Omega$	_	-30	-23	dB	
f <sub>CLK</sub>	Clock Input Rate (Serial Mode)	_		_	100	500	kHz	
t <sub>UP</sub>	Oscillator Starting Time (When CE is low)	5.0V	The time from $\overline{CE}$ falling edge to normal oscillator operation	_	_	10	ms	
fosc	System Frequency	—	Crystal=3.5795MHz	3.5759	3.5795	3.5831	MHz	

21st Aug '98

4



### **Functional Description**

The HT9200A/B are DTMF generators for  $\mu C$ interfaces. They are controlled by a  $\mu$ C in the serial mode or the parallel mode (for the HT9200B only).

#### Serial mode (HT9200A/B)

The HT9200A/B employ a data input, a 5-bit code, and a synchronous clock to transmit a DTMF signal. Every digit of a phone number to be transmitted is selected by a series of inputs which consist of 5-bit data. Of the 5 bits, the D0(LSB) is the first received bit. The HT9200A/B will latch data on the falling edge of the clock (CLK pin). The relationship between the digital codes and the tone output frequency is shown in Table 1. As for the control timing diagram, refer to Figure 1.

1633

\_\_\_\_

Table 1: Digits vs. input data vs. tone output frequency (serial mode)								
Digit	D4	D3	D2	D1	DO	Tone Output Frequency (Hz)		
1	0	0	0	0	1	697+1209		
2	0	0	0	1	0	697+1336		
3	0	0	0	1	1	697+1477		
4	0	0	1	0	0	770+1209		
5	0	0	1	0	1	770+1336		
6	0	0	1	1	0	770+1477		
7	0	0	1	1	1	852+1209		
8	0	1	0	0	0	852+1336		
9	0	1	0	0	1	852+1477		
0	0	1	0	1	0	941+1336		
*	0	1	0	1	1	941+1209		
#	0	1	1	0	0	941+1477		
Α	0	1	1	0	1	697+1633		
В	0	1	1	1	0	770+1633		
С	0	1	1	1	1	852+1633		
D	0	0	0	0	0	941+1633		
_	1	0	0	0	0	697		
	1	0	0	0	1	770		
_	1	0	0	1	0	852		
_	1	0	0	1	1	941		
_	1	0	1	0	0	1209		
	1	0	1	0	1	1336		
	1	0	1	1	0	1477		

\*Notes: The codes not listed in Table 1 are not used D4 is MSB

1

1

1

1

1

1

5

0

1

1

1

DTMF OFF



When the system is operating in the serial mode a pull-high resistor is attached to D0~D3 (for parallel mode) on the input terminal.

For the HT9200B, the  $\overline{S}/P$  pin has to be connected low for serial mode operation.

#### Parallel mode (HT9200B)

The HT9200B provides four data inputs D0~D3 to generate their corresponding DTMF signals. The  $\overline{S}/P$  has to be connected high to select the parallel operation mode. Then the input data codes should be determined. Finally, the  $\overline{CE}$  is

connected low to transmit the DTMF signal from the DTMF pin.

 $\frac{\text{The }T_{DE} \text{ time (about 6ms) will be delayed from the}}{\text{CE} \text{ falling edge to the DTMF signal output.}}$ 

The relationship between the digital codes and the tone output frequency is illustrated in Table 2. As for the control timing diagram, see Figure 2.

When the system is operating in the parallel mode, D0~D3 are all in the floating state. Thus, these data input pins should not float.



Digit	D3	D2	D1	DO	Tone Output Frequency (Hz)
1	0	0	0	1	697+1209
2	0	0	1	0	697+1336
3	0	0	1	1	697+1477
4	0	1	0	0	770+1209
5	0	1	0	1	770+1336
6	0	1	1	0	770+1477
7	0	1	1	1	852+1209
8	1	0	0	0	852+1336

6

Table 2: Digits vs	. input data vs.	tone output free	quency (parallel mode)
--------------------	------------------	------------------	------------------------



Digit	D3	D2	D1	DO	Tone Output Frequency (Hz)
9	1	0	0	1	852+1477
0	1	0	1	0	941+1336
*	1	0	1	1	941+1209
#	1	1	0	0	941+1477
Α	1	1	0	1	697+1633
В	1	1	1	0	770+1633
С	1	1	1	1	852+1633
D	0	0	0	0	941+1633



\* Note: The data (D0~D3) should be ready before the  $\overline{\text{CE}}\,$  becomes low.

# Figure 2

Output Fre	% <b>E</b>	
Specified	Actual	%EFFOF
697	699	+0.29%
770	766	-0.52%
852	847	-0.59%
941	948	+0.74%
1209	1215	+0.50%
1336	1332	-0.30%
1477	1472	-0.34%

7

Tone frequency

% Error does not contain the crystal frequency drift



# **Application Circuits**

#### Serial mode



#### Serial/parallel mode



8

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Telecom Interface Ics category:

Click to view products by Holtek manufacturer:

Other Similar products are found below :

82P2821BHG MT8888CP1 MT9174AN1 LC850541-E SI3010-F-FSR M83262G13 MT8870DNR1 MT88E39ASR1 MT9074AL1 MT9122AP1 82V2082PFG8 WPCS6051C.B0-900246 MT9074AP1 DS34S102GN+ DS3150TNC1+ DS33X11+ Si3050-E1-FTR XRT6164CD-F DS26334GN+ PM4351-NGI PM5384-NGI MT88E46AS1 MT8963AE1 MT9076BP1 LE88231DLC DS26324GNA3+ 82P2521BHG PM8310A-FEI PM4351-RI DS21354LB+ PEF41068FV11 S LL8T LE9632RQC LE9622RQC LE9653AQC SI3050-E1-GTR PEF41068VV12 S LL8U LE58QL022BVC LE58QL022BVCT SI32260-C-FM1R SI32392-B-GM 82P2917ABBG SI3019-F-GSR EELXT914PC.B3 865795 LE88266DLC LCP22-150B1RL W7100A-S2E-100LQFP USR5686G MT88L70AS1 DS34S104GN DS21554L