## CMOS PROGRAMMABLE INTERVAL TIMER

## GENERAL DESCRIPTION

The HG82C53 is programmable universal timers designed for use in microcomputer systems. Based on silicon gate CMOS technology, it requires a standby current of only 100 mA (max.) when the chip is in the nonselected state. During timer operation, power consumption is still very low only 8 mA (max.) at 8 MHz of current required.
The device consists of three independent counters, and can count up to a maximum of 8 MHz
HG82C53 The timer features six different counter modes, and binary count/BCD count functions. Count values can be set in byte or word units, and all functions are freely programmable.

## FEATURES

- Maximum operating frequency of 8 MHz
- High speed and low power consumption achieved through silicon gate CMOS technology
- Completely static operation
- Three independent 16-bit down-counters
- 3 V to 6 V single power supply
- Six counter modes available for each counter
- Binary and decimal counting possible
-24-pin Plastic DIP (DIP24-P-600-2.54)


## PIN CONFIGURATION (TOP VIEW)



## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Units |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{c c}$ | Respect to GND | -0.5 to + 7 | V |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | -0.5 to $\mathrm{V}_{C C}+0.5$ | V |
| Output Voltage | $V_{\text {OUT }}$ |  | -0.5 to $\mathrm{V}_{\text {c }}+0.5$ | V |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 0.9 | W |

## OPERATING RANGES

| Parameter | Symbol | Condition | Range | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{I H}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$, <br> Operating Frequency 2.6 MHz | 3 to 6 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{op}}$ |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5 | 5.5 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{op}}$ | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| "L" Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | - | +0.8 | V |
| "H" Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |

## DC CHARACTERISTICS

| Parameter | Symbol | Condition |  |  | Min. | Typ. | Max. |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: | :---: | Unit

## AC CHARACTERISTICS

| Parameter | Symbol | HG82C53 |  | Unit | Condition |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |  |
| Address Set-up Time before Reading | $t_{\text {AR }}$ | 30 | - | ns | Read Cycle | $C_{L}=150 \mathrm{pF}$ |
| Address Hold Time after Reading | $t_{\text {RA }}$ | 0 | - | ns |  |  |
| Read Pulse Width | $t_{\text {RR }}$ | 150 | - | ns |  |  |
| Read Recovery Time | trvR | 200 | - | ns |  |  |
| Address Set-up Time before Writing | $t_{\text {aw }}$ | 0 | - | ns | Write Cycle |  |
| Address Hold Time after Writing | twa | 20 | - | ns |  |  |
| Write Pulse Width | tww | 150 | - | ns |  |  |
| Data Input Set-up Time before Writing | tow | 100 | - | ns |  |  |
| Data Input Hold Time after Writing | two | 20 | - | ns |  |  |
| Write Recovery Time | trvw | 200 | - | ns |  |  |
| Clock Cycle Time | tclk | 125 | D.C. | ns | Clock <br> and <br> Gate <br> Timing |  |
| Clock "H" Pulse Width | tpwh | 60 | - | ns |  |  |
| Clock "L" Pusle Width | tpwL | 60 | - | ns |  |  |
| "H" Gate Pulse Width | $\mathrm{t}_{\mathrm{G}} \mathrm{w}$ | 50 | - | ns |  |  |
| "L" Gate PUlse Width | $t_{\text {GL }}$ | 50 | - | ns |  |  |
| Gate Input Set-up Time before Clock | $\mathrm{t}_{\mathrm{GS}}$ | 50 | - | ns |  |  |
| Gate Input Hold Time after Clock | $\mathrm{t}_{\text {GH }}$ | 50 | - | ns |  |  |
| Output Delay Time after Reading | $t_{\text {RD }}$ | - | 120 | ns | Delay Time |  |
| Output Floating Delay Time after Reading | $t_{\text {b }}$ | 5 | 90 | ns |  |  |
| Output Delay Time after Gate | toda | - | 120 | ns |  |  |
| Output Delay Time after Clock | $\mathrm{t}_{0 \mathrm{D}}$ | - | 150 | ns |  |  |
| Output Delay Time after Address | $t_{A D}$ | - | 180 | ns |  |  |

Note: Timing measured at $\mathrm{V}_{\mathrm{L}}=0.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{H}}=2.2 \mathrm{~V}$ for both inputs and outputs.

## TIMING CHART

## WriteTiming



## Read Timing



## Clock \& Gate Timing



## DESCRIPTION OF PIN FUNCTIONS

| Pin Symbol | Name | Input/Output | Function |
| :---: | :---: | :---: | :--- |
| $\mathrm{D}_{7}-\mathrm{D}_{0}$ | Bidirectional <br> Data Bus | Input/Output | Three-state 8-bit bidirectional data bus used when writing control words <br> and count values, and reading count values upon reception of WRand <br> RDsignals from CPU. |
| $\overline{\mathrm{CS}}$ | Chip Select <br> Input | Input | Data transfer with the CPU is enabled when this pin is at low level. When <br> at high level, the data bus ( $\mathrm{D}_{0}$ thru $\mathrm{D}_{7}$ ) is switched to high impedance <br> state where neither writing nor reading can be executed. Internal registers, <br> however, remain unchanged. |
| $\overline{\mathrm{RD}}$ | Read Input | Input | Data can be transferred from HG82C53 to CPU when this pin is at low <br> level. |
| $\overline{\mathrm{WR}}$ | Write Input | Input | Data can be transferred from CPU to HG82C53 when this pin is at low <br> level. |
| $\mathrm{A}_{0}-\mathrm{A}_{1}$ | Address Input | Input | One of the three internal counters or the control word register is selected <br> by AJ/A combination. These two pins are normally connected to the two <br> lower order bits of the address bus. |
| $\mathrm{CLK}_{0}-2$ | Clock Input | Input | Supply of three clock signals to the three counters incorporated in <br> HG82C53. |
| GATE $_{0}-2$ | Gate Input | Input | Control of starting, interruption, and restarting of counting in the three <br> respective counters in accordance with the set control word contents. |
| OUT $_{0}-2$ | Counter Output | Output | Output of counter output waveform in accordance with the set mode and <br> count value. |

## SYSTEM INTERFACING



## DESCRIPTION OF BASIC OPERATIONS

Data transfers between the internal registers and the external data bus is outlined in the following table.
\(\left.\begin{array}{c|c|c|c|c|l}\hline \overline{\mathbf{C S}} \& \overline{\mathbf{R D}} \& \overline{\mathbf{W R}} \& \mathbf{A}_{\mathbf{1}} \& \mathbf{A}_{\mathbf{0}} \& <br>
\hline 0 \& 1 \& 0 \& 0 \& 0 \& <br>
\hline 0 \& 1 \& 0 \& 0 \& 1 \& Data Bus to Counter \#0 Writing <br>
\hline 0 \& 1 \& 0 \& 1 \& 0 \& <br>
\hline 0 \& 1 \& 0 \& 1 \& Data Bus to Counter \#1 Writing <br>
\hline 0 \& 0 \& 1 \& 0 \& 0 \& Data Bus to Counter \#2 Writing <br>
\hline 0 \& 0 \& 1 \& 0 \& 1 \& <br>
\hline 0 \& 0 \& 1 \& 1 \& 0 \& Data Bus to Control Word Register Writing <br>
\hline 0 \& 0 \& 1 \& 1 \& 1 \& Data Bus from Counter \#0 Reading <br>
\hline 1 \& \times \& \times \& \times \& \times \& <br>
\hline 0 \& 1 \& 1 \& \times \& \times \& <br>

\hline\end{array}\right\}\)| Data Bus from Counter \#1 Reading Buster \#2 Reading |
| :--- |

$\times$ denotes "not specified".

## DESCRIPTION OF OPERATION

HG82C53 functions are selected by a control word from the CPU. In the required program sequence, the control word setting is followed by the count value setting and execution of the desired timer operation.

## Control Word and Count Value Program

Each counter operation mode is set by control word programming. The control word format is out-lined below.


- Select Counter (SCO, SC1): Selection of set counter

| SC1 | SC0 |  | Set Contents |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Counter \#0 Selection |  |
| 0 | 1 | Counter \#1 Selection |  |
| 1 | 0 | Counter \#2 Selection |  |
| 1 | 1 | Illegal Combination |  |

- Read/Load (RL1, RL0): Count value Reading/Loading format setting

| RL1 | RLO | Set Contents |
| :---: | :---: | :--- |
| 0 | 0 | Counter Latch Operation |
| 0 | 1 | Reading/Loading of Least Significant Byte (LSB) |
| 1 | 0 | Reading/Loading of Most Significant Byte (MSB) |
| 1 | 1 | Reading/Loading of LSB Followed by MSB |

- Mode (M2, M1, M0): Operation waveform mode setting

| M2 | M1 | M0 | Set Contents |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Mode 0 (Interrupt on Terminal Count) |
| 0 | 0 | 1 | Mode 1 (Programmable One-Shot) |
| $\times$ | 1 | 0 | Mode 2 (Rate Generator) |
| $\times$ | 1 | 1 | Mode 3 (Square Wave Generator) |
| 1 | 0 | 0 | Mode 4 (Software Triggered Strobe) |
| 1 | 0 | 1 | Mode 5 (Hardware Triggered Strobe) |
| $\times$ denotes "not specified". |  |  |  |

- BCD: Operation count mode setting

| BCD | Set Contents |
| :---: | :--- |
| 0 | Binary Count (16-bit Binary) |
| 1 | BCD Count (4-decade Binary Coded Decimal) |

After setting Read/Load, Mode, and BCD in each counter as outlined above, next set the desired count value. (In some Modes, counting is started immediately after the count value has been written). This count value setting must conform with the Read/Load format set in advance. Note that the internal counters are reset to 0000 H during control word setting. The counter value $(0000 H)$ can't be read.
If the two bytes (LSB and MSB) are written at this stage (RL0 and RL1 = 1,1), take note of the following precaution.
Although the count values may be set in the three counters in any sequence after the control word has been set in each counter, count values must be set consecutively in the LSB-MSB order in any one counter.

## - Example of control word and count value setting

Counter \#0: Read/Load LSB only, Mode 3, Binary count, count value 3H
Counter \#1: Read/Load MSB only, Mode 5, Binary count, count value AA00H
Counter \#2: Read/Load LSB and MSB, Mode 0, BCD count, count value 1234

MVI A, 1EH
OUT n3
Counter \#0 control word setting
$\left.\begin{array}{l}\text { MVI A, 6AH } \\ \text { OUT n3 }\end{array}\right]$ Counter \#1 control word setting
MVI A, B1H OUT n3

Counter \#2 control word setting

MVI A, 03 H OUT n0

Counter \#0 control value setting

MVI A, AAH OUT n1 Counter \#1 control value setting

MVI A, 34H OUT n2 MVI A, 12H OUT n2

Counter \#2 count value setting (LSB then MSB)

Notes: n0: Counter \#0 address
n1: Counter \#1 address
n2: Counter \#2 address
n3: Control word register address

- The minimum and maximum count values which can be counted in each mode are listed below.

| Mode | MIn. | Max, | Remarks |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 executes 10000 H count (ditto in other modes) |
| 1 | 1 | 0 | - |
| 2 | 2 | 0 | 1 cannot be counted |
| 3 | 2 | 1 | 1 executes 10001H count |
| 4 | 1 | 0 | - |
| 5 | 1 | 0 | - |

## Mode Definition

## - Mode 0 (terminal count)

The counter output is set to " L " level by the mode setting. If the count value is then written in the counter with the gate input at " H " level (that is, upon completion of writing the MSB when there are two bytes), the clock input counting is started. When the terminal count is reached, the output is switched to " H " level and is maintained in this status until the control word and count value are set again.
Counting is interrupted if the gate input is switched to "L" level, and restarted when switched back to "H" level.
When Count Values are written during counting, the operation is as follows:
1-byte Read/Load............. When the new count value is written, counting is stopped immediately, and then restarted at the new count value by the next clock.
2-byte Read/Load When byte 1 (LSB) of the new count value is written, counting is stopped immediately. Counting is restarted at the new count value when byte 2 (MSB) is written.

## - Mode 1 (programmable one-shot)

The counter output is switched to " H " level by the mode setting. Note that in this mode, counting is not started if only the count value is written. Since counting has to be started in this mode by using the leading edge of the gate input as a trigger, the counter output is switched to "L" level by the next clock after the gate input trigger. This "L" level status is maintained during the set count value, and is switched back to " H " level when the terminal count is reached.
Once counting has been started, there is no interruption until the terminal count is reached, even if the gate input is switched to " L " level in the meantime. And although counting continues even if a new count value is written during the counting, counting is started at the new count value if another trigger is applied by the gate input.

## - Mode 2 (rate generator)

The counter output is switched to " H " level by the mode setting. When the gate input is at " H " level, counting is started by the next clock after the count value has been written. And if the gate input is at " L " level, counting is started by using the rising edge of the gate input as a trigger after the count value has been set.
An "L" level output pulse appears at the counter output during a single clock duration once every n clock inputs where n is the set count value. If a new count value is written during while counting is in progress, counting is started at the new count value following output of the pulse currently being counted. And if the gate input is switched to "L" level during counting, the counter output is forced to switch to " H " level, the counting being restarted by the rising edge of the gate input.

- Mode 3 (square waveform rate generator)

The counter output is switched to " H " level by the mode setting. Counting is started in the same way as described for mode 2 above.
The repeated square wave output appearing at the counter output contains half the number of counts as the set count value. If the set count value ( $n$ ) is an odd number, the repeated square wave output consists of only $(\mathrm{n}+1) / 2$ clock inputs at " H " level and $(\mathrm{n}-1) / 2$ clock inputs at " L " level.
If a new count value is written during counting, the new count value is reflected immediately after the change (" H " to " L " or " L " to " H ") in the next counter output to be executed. The counting operation at the gate input is done the same as in mode 2 .

- Mode 4 (software trigger strobe)

The counter output is switched to " H " level by the mode setting. Counting is started in the same way as described for mode 0 . A single " $L$ " pulse equivalent to one clock width is generated at the counter output when the terminal count is reached.
This mode differs from 2 in that the "L" level output appears one clock earlier in mode 2, and that pulses are not repeated in mode 4 . Counting is stopped when the gate input is switched to "L" level, and restarted from the set count value when switched back to "H" level.

## - Mode 5 (hardware trigger strobe)

The counter output is switched to " H " level by the mode setting. Counting is started, and the gate input used, in the same way as in mode 1.
The counter output is identical to the mode 4 output.
The various roles of the gate input signals in the above modes are summarized in the following table.

| Gate | "L" Level Falling Edge | Rising Edge | "H" Level |
| :---: | :--- | :---: | :---: |
| 0 | Counting not possible |  | Counting possible |
| 1 |  | (1) Start of counting <br> (2) Retriggering |  |
| 2 | (1) Counting not possible <br> (2) Counter output forced to "H" level | Start of counting | Counting possible |
| 3 | (1) Counting not possible <br> (2) Counter output forced to "H" level | Start of counting | Counting possible |
| 4 | Counting not possible | (1) Start of counting <br> (2) Retriggering |  |
| 5 |  | Counting possible |  |

Mode 0


Mode 1


## Mode 2



## Mode 3



Mode 4


Mode 5


Note: " $n$ " is the value set in the counter.
Figures in these diagrams refer to counter values.

## Reading of Counter Values

HG82C53 counting is down-counting, the counting being in steps of 2 in mode 3 .
Counter values can be read during counting by (1) direct reading, and (2) counter latching ("read on the fly").

## - Direct reading

Counter values can be read by direct reading operations.
Since the counter value read according to the timing of the $\overline{R D}$ and CLK signals is not guaranteed, it is necessary to stop the counting by a gate input signal, or to interrupt the clock input temporarily by an external circuit to ensure that the counter value is correctly read.

## - Counter latching

In this method, the counter value is latched by writing counter latch command, thereby enabling a stable value to be read without effecting the counting in any way at all. An example of a counter latching program is given below.
Counter latching executed for counter \#1 (Read/Load 2-byte setting)
MVIA $01 \underline{0 \quad 0 \times \times \times \times}$ Dentotes counter latching

| OUT n3 | Write in control word address (n3) |  |  |
| :--- | :--- | :---: | :---: |
|  | The counter value at this point is latched. |  |  |

IN n1


MOV B, A
IN n1 —— Reading of MSB from counter \#1 MOV C, A

## Example of Practical Application

HG82C53 used as a 32-bit counter.


Use counter \#1 and counter \#2
Counter \#1: mode 0, upper order 16-bit counter
value
Counter \#2: mode 2, lower order 16-bit counter
value
This setting enables counting up to a maximum of $2^{32}$.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Timers \& Support Products category:
Click to view products by HGSEMI manufacturer:
Other Similar products are found below :
NLV14541BDR2G MIC1557YD5-TR Z84C3010AEG MIC1555YMU-TR NLV14541BDG MAX7375AXR365+T MIC1555YD5-TR PT8A2515TAEX PT8A2514APE S-35710M01I-E8T3U LTC6992CDCB-2\#TRMPBF SY87700ALZG LM555CM LMC555CM FT8010UMX FTL11639UCX MAX809TEUR+ MAX7375AXR185+T MAX7375AXR105+T MAX3634ETM+ FTL75939UCX NA555S-

13 NB7N017MMNG NJM555D 82P33731ABAG TLC555MJG MAX7375AXR405+T Z84C3006PEG SA555S-13 MAX7375AXR805T SY87701ALHG MCP130-475HI/TO S-1410G28-K8T2U4 VSC8115XYA-05-T VSC8115XYA-06-T LTC6992CS6-3\#TRMPBF NLV14541BDTR2G 636058D 8406501JA S-1410H30-K8T2U4 S-35710C01I-K8T2U S-35770E01I-K8T2U S-35720C01I-K8T2U S-35720C02I-K8T2U S-35730C01I-K8T2U S-35740C01I-K8T2U ALD1502SAL ALD2502SBL ALD4501PEL ALD4501SEL

