

Produ	uct List	4
Descr	ription	4
Orderi	ring Information	4
Featu	ıres	4
Pin Co	Configuration	5
Block	CDiagram	7
Pin De	Description	8
Specia	ial Function Register (SFR)	9
Functi	tion Description	12
1. (General Features	12
1.1	1 Embedded Programmable ROM	12
1.2	2 IO Pads	12
1.3	3 Instruction timing Selection	12
1.4	4 RESET	13
,	1.4.1 Hardware RESET function	13
,	1.4.2 Software RESET function	13
,	1.4.3 Reset status	14
,	1.4.4 Time Access Key register (TAKEY)	14
,	1.4.5 Software Reset register (SWRES)	15
,	1.4.6 Example of software reset	15
1.5	5 Clocks	15
2. I	Instruction Set	16
3. I	Memory Structure	20
3.1	1 Program Memory	20
3.2	2 Data Memory	21
3.3	Data memory - lower 128 byte (00h to 7Fh)	21
3.4	Data memory - higher 128 byte (80h to FFh)	21
3.5	Data memory - Expanded 94 bytes (\$00 to \$5D)	21
4. (CPU Engine	22
4.1	1 Accumulator	22
4.2	2 B Register	23
4.3	Program Status Word	23
4.4	4 Stack Pointer	23
4.5	5 Data Pointer	24
4.6	Data Pointer 1	24



4.8 Interface control register 5. GPIO	25
6. Timer 0 and Timer 1 6.1 Timer/counter mode control register (TMOD) 6.2 Timer/counter control register (TCON) 6.3 ENHance Interrupt Type Register (ENHIT) 6.4 External Interrupt Deglitch Register (INTDEG) 6.5 Peripheral Frequency control register 6.6 Mode 0 (13-bit Counter/Timer) 6.7 Mode 1 (16-bit Counter/Timer) 6.8 Mode 2 (8-bit auto-reload Counter/Timer) 6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters) 7. Serial interface 7.1 Serial interface 7.1. Mode 0	
6.1 Timer/counter mode control register (TMOD) 6.2 Timer/counter control register (TCON) 6.3 ENHance Interrupt Type Register (ENHIT) 6.4 External Interrupt Deglitch Register (INTDEG) 6.5 Peripheral Frequency control register 6.6 Mode 0 (13-bit Counter/Timer) 6.7 Mode 1 (16-bit Counter/Timer) 6.8 Mode 2 (8-bit auto-reload Counter/Timer) 6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters) 7. Serial interface 7.1 Serial interface 7.1.1 Mode 0	26
6.2 Timer/counter control register (TCON) 6.3 ENHance Interrupt Type Register (ENHIT) 6.4 External Interrupt Deglitch Register (INTDEG) 6.5 Peripheral Frequency control register 6.6 Mode 0 (13-bit Counter/Timer) 6.7 Mode 1 (16-bit Counter/Timer) 6.8 Mode 2 (8-bit auto-reload Counter/Timer) 6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters) 7. Serial interface 7.1 Serial interface 7.1 Mode 0	27
6.3 ENHance Interrupt Type Register (ENHIT) 6.4 External Interrupt Deglitch Register (INTDEG) 6.5 Peripheral Frequency control register 6.6 Mode 0 (13-bit Counter/Timer) 6.7 Mode 1 (16-bit Counter/Timer) 6.8 Mode 2 (8-bit auto-reload Counter/Timer) 6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters) 7. Serial interface 7.1 Serial interface 7.1.1 Mode 0	27
6.4 External Interrupt Deglitch Register (INTDEG) 6.5 Peripheral Frequency control register 6.6 Mode 0 (13-bit Counter/Timer) 6.7 Mode 1 (16-bit Counter/Timer) 6.8 Mode 2 (8-bit auto-reload Counter/Timer) 6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters) 7. Serial interface 7.1 Serial interface 7.1.1 Mode 0	28
6.5 Peripheral Frequency control register 6.6 Mode 0 (13-bit Counter/Timer) 6.7 Mode 1 (16-bit Counter/Timer) 6.8 Mode 2 (8-bit auto-reload Counter/Timer) 6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters) 7. Serial interface 7.1 Serial interface 7.1.1 Mode 0	29
6.6 Mode 0 (13-bit Counter/Timer) 6.7 Mode 1 (16-bit Counter/Timer) 6.8 Mode 2 (8-bit auto-reload Counter/Timer) 6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters) 7. Serial interface 7.1 Serial interface 7.1.1 Mode 0	29
6.7 Mode 1 (16-bit Counter/Timer) 6.8 Mode 2 (8-bit auto-reload Counter/Timer) 6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters) 7. Serial interface 7.1 Serial interface 7.1.1 Mode 0	30
6.8 Mode 2 (8-bit auto-reload Counter/Timer)	30
6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters)	31
7. Serial interface	31
7.1 Serial interface	32
7.1.1 Mode 0	32
	34
	34
7.1.2 Mode 1	35
7.1.3 Mode 2	35
7.1.4 Mode 3	35
7.2 Multiprocessor Communication of Serial Interface	36
7.3 Peripheral Frequency control register	36
7.4 Baud rate generator	37
7.4.1 Serial interface modes 1 and 3	37
8. Watchdog timer	38
9. Interrupt	43
9.1 Priority level structure	45
10. Power Management Unit	47
10.1 Idle mode	47
10.2 Stop mode	47
11. IIC function	48
12. LVI & LVR – Low Voltage Interrupt and Low Voltage Reset	53
13. Touch Sense Unit	
14. In-System Programming (Internal ISP)	
14.1 ISP service program	
14.2 Lock Bit (N)	E0





14.3	Program the ISP Service Program	60
14.4	Initiate ISP Service Program	60
	ISP register – TAKEY, IFCON, ISPFAH, ISPFAL, ISPFH, ISPFL and ISPFC	
Operating	g Conditions	67
DC Char	acteristics	67



Product List

OB38A04T1W16, OB38A04T1W14, OB38A04T1W10,

Description

The OB38A04T1 is a 1T (one machine cycle per clock) single-chip 8-bit microcontroller. It has 4KB +1KB embedded program memory, and executes all ASM51 instructions fully compatible with MCS-51.

OB38A04T1 contains 256B+94B on-chip RAM, up to 14 GPIOs (16L package), various serial interfaces and many peripheral functions as described below. It can be programmed via writers. Its on-chip ICE is convenient for users in verification during development stage.

The high performance of OB38A04T1 can achieve complicated manipulation within short time. About one third of the instructions are pure 1T, and the average speed is 8 times of traditional 8051, the fastest one among all the 1T 51-series. Its excellent EMI and ESD characteristics are advantageous for many different applications.

Ordering Information

OB38A04T1 ihhkL

YWW

i: process identifier { W = 2.4V ~ 5.5V}

hh: pin count

k: package type postfix {as table below }

L: PB Free identifier

{No text is Non-PB free, "P" is PB free}

Y: Year Code

WW: Week Code (01-52)

Postfix	Package
0	SOP (150 mil)
M	MSOP (118 mil)


Features

- Operating Voltage: 2.4V ~ 5.5V
- High speed architecture of 1 clock/machine cycle runs up to 16MHz.
- 1~8T can be switched on the fly.
- Instruction-set compatible with MCS-51.
- 16MHz Internal RC oscillator, with programmable clock divider
- 4KB +1KB on-chip program memory.
- 256 bytes SRAM as standard 8052, plus 94 bytes on-chip expandable SRAM.
- Dual 16-bit Data Pointers (DPTR0 & DPTR1).
- One serial peripheral interfaces in full duplex mode.
- Up to 10 touch sense inputs, support multiplexing I/O function.
- Lower power touch-key wakeup function.
- Additional Baud Rate Generator for Serial port.
- Two 16-bit Timer/Counters. (Timer 0,1)
- Port 0~1, Up to 14 GPIO.
- External interrupt 0,1 with four priority levels
- Programmable watchdog reset and interrupt timer.
- One IIC interface. (Master/Slave mode)
- ISP/IAP/ICP functions.
- ISP service program space configurable in N*128 byte (N=0 to 8) size.
- EEPROM function.
- On-Chip in-circuit emulator (ICE) functions with On-Chip Debugger (OCD).
- LVI/LVR (LVR deglitch 500ns)
 - POR and Programmable LVR(3.0 / 2.4 / 2.2 /2.0)
 - & LVI (4.0 / 3.2 / 2.6 / 2.4)
- 2 external interrupt with rising/falling edge detection.
 (INT x 2)
- Power management unit for IDLE and power down modes.




Pin Configuration

16 Pin SOP 150mil



14 Pin SOP 150mil






10 Pin MSOP 118mil

VDD 1	030	10 P0.4/TK0
VSS 2	8A XX) Pin	9 P0.3/TK1
Cref/P1.5 3	\04 ⁻ \XXX	8 P0.2/TK2
TK6/OCI_SCL/IIC_SCL/RXD_0/P1.1 4	P V	7 P0.1/TK3/T0
TK5/OCI_SDA/IIC_SDA/TXD_0/P1.0 5	iew)	6 P0.0/TK4/INT0



Block Diagram





Pin Description

16L	14L	10L	Symbol	I/O	Description
1	2	10	P0.4/TK0	I/O	Bit 4 of port 0 & Touch key 0
2	3		P0.5/TXD_1	I/O	Bit 5 of port 0 & Serial interface channel receive/ transmit data
3	4		P0.6/T1/RXD_1	I/O	Bit 6 of port 0 & Serial interface channel transmit data or receive clock in mode
4			P0.7/INT1	I/O	Bit 7 of port 0 & External interrupt 1
5	5	1	VDD	-	Power supply
6	6	2	VSS		Power supply
7	7	3	P1.5/Cref	I/O	Bit 5 of port 1 & Touch key external capacitor
8			P1.4/TK9	I/O	Bit 4 of port 1 & Touch key channel 9
9	8		P1.3/TK8	I/O	Bit 3 of port 1 & Touch key channel 8
10	9		P1.2/TK7	I/O	Bit 2 of port 1 & Touch key channel 7
11	10	4	P1.1/TK6/OCI_SCL/IIC_SCL/RXD_0	I/O	Bit 1 of port 1 & Touch key channel 6 & On-Chip Instrumentation Clock I/O pin of ICE and ICP functions & Serial interface channel transmit data or receive clock in mode
12	11	5	P1.0/TK5/OCI_SDA/IIC_SDA/TXD_0	I/O	Bit 0 of port 1 & Touch key channel 5 & On-Chip Instrumentation Command and data I/O pin synchronous to OCI_SCL in ICE and ICP functions & Serial interface channel receive/ transmit data
13	12	6	P0.0/TK4/INT0	I/O	Bit 0 of port 0 & Touch key channel 4 & External interrupt 0
14	13	7	P0.1/TK3/T0	I/O	Bit 1 of port 0 & Touch key channel 3 & Timer 0 external input
15	14	8	P0.2/TK2	I/O	Bit 2 of port 0 & Touch key channel 2
16	1	9	P0.3/TK1	I/O	Bit 3 of port 0 & Touch key channel 1



Special Function Register (SFR)

A map of the Special Function Registers is shown as below:

Hex\Bin	X000	X001	X010	X011	X100	X101	X110	X111	Din/Hov
_							ATTU	ATTT	Bin/Hex
F8	IICS	IICCTL	IICA1	IICA2	IICRWD	IICEBT			FF
F0	В							TAKEY	F7
E8				ISPFDH			INTDEG		EF
E0	ACC	ISPFAH	ISPFAL	ISPFDL	ISPFC	ENHIT	LVC	SWRES	E7
D8		PFCON							DF
D0	PSW		P0M0	P0M1	P1M0	P1M1			D7
C8									CF
C0	IRCON								C7
B8	IEN1	IP1	SRELH	TKSTATUS0	TKSTATUS1	TKPSSR	TKWKTRICNT		BF
В0						WDTIC	WDTRC	WDTK	B7
A8	IEN0	IP0	SRELL						AF
A0		RSTS							A7
98	SCON	SBUF	IEN2	TKCON	TKSW	TKCHN	TKCDL	TKCDH	9F
90	P1	AUX		TKEN0	TKEN1			IRCON2	97
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	IFCON	8F
80	P0	SP	DPL	DPH	DPL1	DPH1		PCON	87
Hex\Bin	X000	X001	X010	X011	X100	X101	X110	X111	Bin/Hex

Note: Special Function Registers reset values and description for OB38A04T1

Register	Location	Reset value	Description					
SYSTEM								
SP	81h	07h	Stack Pointer					
ACC	E0h	00h	Accumulator					
PSW	D0h	00h	Program Status Word					
В	F0h	00h	B Register					
DPL	82h	00h	Data Pointer 0 low byte					
DPH	83h	00h	Data Pointer 0 high byte					
DPL1	84h	00h	Data Pointer 1 low byte					
DPH1	85h	00h	Data Pointer 1 high byte					
AUX	91h	00h	Auxiliary register					
PCON	87h	00h	Power Control					
CKCON	8Eh	10h	Clock control register					
INTERRUPT & P	INTERRUPT & PRIORITY							
IRCON	C0h	00h	Interrupt Request Control Register					



Register	Location	Reset value	Description	
IRCON2	97h	00h	Interrupt Request Control Register 2	
IEN0	A8h	00h	Interrupt Enable Register 0	
IEN1	B8h	00h	Interrupt Enable Register 1	
IEN2	9Ah	00h	Interrupt Enable Register 2	
IP0	A9h	00h	Interrupt Priority Register 0	
IP1	B9h	00h	Interrupt Priority Register 1	
ENHIT	E5h	07h	ENHance Interrupt Type Register	
INTDEG	EEh	00h	External Interrupt Deglitch Register	
UART				
PCON	87h	00h	Power Control	
AUX	91h	00h	Auxiliary register	
SCON	98h	00h	Serial Port, Control Register	
SBUF	99h	00h	Serial Port, Data Buffer	
SRELL	AAh	00h	Serial Port, Reload Register, low byte	
SRELH	BAh	00h	Serial Port, Reload Register, high byte	
WDT	•			
RSTS	A1h	00h	Reset status register	
WDTRC	В6Н	04H	Watchdog Timer Reset Control	
WDTIC	B5H	00H	Watchdog Timer Interrupt Control	
WDTK	B7h	00h	Watchdog timer refresh key.	
TAKEY	F7h	00h	Time Access Key register	
TIMER0/TIMER	ĺ			
TCON	88h	00h	Timer/Counter Control	
TMOD	89h	00h	Timer Mode Control	
TL0	8Ah	00h	Timer 0, low byte	
TL1	8Bh	00h	Timer 1, low byte	
TH0	8Ch	00h	Timer 0, high byte	
TH1	8Dh	00h	Timer 1, high byte	
PFCON	D9h	00h	Peripheral Frequency control register	
GPIO				
P0	80h	User define	Port 0	
P1	90h	User define	Port 1	
P0M0	D2h	User define	Port 0 output mode 0	
P0M1	D3h	User define	Port 0 output mode 1	
P1M0	D4h	User define	Port 1 output mode 0	
P1M1	D5h	User define	Port 1 output mode 1	
ISP/IAP/EEPRO	M			
IFCON	8Fh	00h	Interface control register	
ISPFAH	E1h	FFh	ISP Address-High register	
ISPFAL	E2h	FFh	ISP Address-Low register	



Register	Location	Reset value	Description	
ISPFDL	E3h	FFh	ISP Data High register	
ISPFDH	EBh	FFh	ISP Data Low register	
ISPFC	E4h	00h	ISP control register	
TAKEY	F7h	00h	Time Access Key register	
TOUCH KEY				
TKEN0	93h	00h	Touch Key Enable 0	
TKEN1	94h	00h	Touch Key Enable 1	
TKCON	9Bh	00h	Touch Key Control	
TKCHN	9Dh	00h	Touch Key Channel Number	
TKCDL	9Eh	00h	Touch Key Capture Data Low Byte	
TKCDH	9Fh	00h	Touch Key Capture Data High Byte	
TKSW	9Ch	00h	Touch Key Switch	
TKSTATUS0	BBh	00h	Touch Key Status 0	
TKSTATUS1	BCh	00h	Touch Key Status 1	
TKPSSR	BDh	07h	Touch Key Samping Rate	
TKWKTRICNT	BEh	02h	Touch Key Trigger Counter	
LVI/LVR/SOFTR	ESET			
RSTS	A1h	00h	Reset status register	
LVC	E6h	20h	Low voltage control register	
SWRES	E7h	00h	Software Reset register	
TAKEY	F7h	00h	Time Access Key register	
IIC				
IICS	F8h	00h	IIC status register	
IICCTL	F9h	03h	IIC control register	
IICA1	FAh	A0h	IIC channel 1 Address 1 register	
IICA2	FBh	60h	IIC channel 1 Address 2 register	
IICRWD	FCh	00h	IIC channel 1 Read / Write Data buffer	
IICEBT	FDh	00h	IIC Enable Bus Transaction register	



Function Description

1. General Features

OB38A04T1 is an 8-bit micro-controller. All of its functions and the detailed meanings of SFR will be given in the following sections.

1.1 Embedded Programmable ROM

The program can be loaded into the embedded 4KB +1KB programmable ROM via its writer or In-System Programming (ISP).

1.2 IO Pads

The OB38A04T1 has two I/O ports: Port 0, Port 1. These are: quasi-bidirectional (standard 8051 port outputs), push-pull, open drain, and input-only. As description in section 5.

All the pads for P0, P1 are with slew rate to reduce EMI. The IO pads can withstand 4KV ESD in human body mode guaranteeing the OB38A04T1 is quality in high electro-static environments.

1.3 Instruction timing Selection

The conventional 52-series MCUs are 12T, i.e., 12 oscillator clocks per machine cycle. OB38A04T1 is a 1T to 8T MCU, i.e., its machine cycle is one-clock to eight-clock. In the other words, it can execute one instruction within one clock to only eight clocks.

Mnemonic: CKCON Address: 8Eh								
7	6	5	4	3	2	1	0	Reset
-		ITS[2:0]		-	-	-	-	10H

ITS: Instruction timing select.

ITS [2:0]	Instruction timing
000	1T mode
001	2T mode (default)
010	3T mode
011	4T mode
100	5T mode
101	6T mode
110	7T mode
111	8T mode

The default is in 2T mode, and it can be changed to another Instruction timing mode if CKCON [6:4] (at address 8Eh) is change any time. Not every instruction can be executed with one machine cycle. The exact machine cycle number for all the instructions are given in the next section.



1.4 RESET

1.4.1 Hardware RESET function

OB38A04T1 provides Internal reset circuit inside, the Internal reset time can set by writer or ISP.

Internal Reset time	
25ms (default)	
200ms	
100ms	
50ms	
16ms	
8ms	
4ms	

1.4.2 Software RESET function

OB38A04T1 provides one software reset mechanism to reset whole chip. To perform a software reset, the firmware must write three specific values 55h, AAh and 5Ah sequentially to the TAKEY register to enable the Software Reset register (SWRES) write attribute. After SWRES register obtain the write authority, the firmware can write FFh to the SWRES register. The hardware will decode a reset signal that "OR" with the other hardware reset. The SWRES register is self-reset at the end of the software reset procedure.

Mnemonic	Description	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST	
Software Reset function												
RSTS	Reset status register	A1h	-	LVRLPI NTF	-	-	WDT RF	SWRF	LVRF	PORF	00H	
TAKEY	Time Access Key register	F7h	TAKEY [7:0]									
SWRES	Software Reset register	E7h		SWRES [7:0]							00H	



1.4.3 Reset status

Mnemonic: RSTS Address: A1h 2 5 3 1 Reset 7 6 4 0 LVRLPI **WDTRF SWRF LVRF PORF** 00H NTF

LVRLPINTF: "Internal" Low voltage reset flag.

When MCU is reset by LVR_LP_INT, LVRLPINTF flag will be set to one by hardware.

This flag clear by software.

WDTRF: Watchdog timer reset flag.

When MCU is reset by watchdog, WDTF flag will be set to one by hardware. This flag clear by software.

SWRF: Software reset flag.

When MCU is reset by software, SWRF flag will be set to one by hardware. This flag clear by software.

LVRF: Low voltage reset flag.

When MCU is reset by LVR, LVRF flag will be set to one by hardware. This flag clear by software.

PORF: Power on reset flag.

When MCU is reset by POR, PORF flag will be set to one by hardware. This flag clear by software.

1.4.4 Time Access Key register (TAKEY)

Mnemor	nic: TAKE	Υ					Addr	ess: F7H
7	6	5	4	3	2	1	0	Reset
			TAKE	Y [7:0]				00H

Software reset register (SWRES) is read-only by default; software must write three specific values 55h, AAh and 5Ah sequentially to the TAKEY register to enable the SWRES register write attribute. That is:

MOV TAKEY, #55h

MOV TAKEY, #0AAh

MOV TAKEY, #5Ah



1.4.5 Software Reset register (SWRES)

Mnemonic: SWRES Addr							ess: E7H	
7	6	5	4	3	2	1	0	Reset
			SWRE	S [7:0]				00H

SWRES[7:0]: Software reset register bit. These 8-bit is self-reset at the end of the reset procedure.

SWRES [7:0] = FFh, software reset.

SWRES [7:0] = 00h ~ FEh, MCU no action.

1.4.6 Example of software reset

MOV TAKEY, #55h

MOV TAKEY, #0AAh

MOV TAKEY, #5Ah; enable SWRES write attribute

MOV SWRES, #0FFh; software reset MCU

1.5 Clocks

The default clock is the 16MHz Internal OSC. This clock is used during the initialization stage. The major work of the initialization stage is to determine the clock source used in normal operation.

The internal clock sources are from the internal OSC with difference frequency division as given in Table 1-1, the clock source can set by writer.

Table 1-1: Selection of clock source

Clock source							
16MHz from internal OSC							
8MHz from internal OSC							
4MHz from internal OSC							
2MHz from internal OSC							
1MHz from internal OSC							

There may be having a little variance in the frequency from the internal OSC. The max variance as giving in Table 1-2

Table 1-2: Temperature with variance

Temperature	Max Variance
25 ℃	±2%



2. Instruction Set

All OB38A04T1 instructions are binary code compatible and perform the same functions as they do with the industry standard 8051. The following tables give a summary of the instruction set cycles of the OB38A04T1 Microcontroller core.

Table 2-1: Arithmetic operations

Mnemonic	Description	Code	Bytes	Cycles
ADD A,Rn	Add register to accumulator	28-2F	1	1
ADD A,direct	Add direct byte to accumulator	25	2	2
ADD A,@Ri	Add indirect RAM to accumulator	26-27	1	2
ADD A,#data	Add immediate data to accumulator	24	2	2
ADDC A,Rn	Add register to accumulator with carry flag	38-3F	1	1
ADDC A,direct	Add direct byte to A with carry flag	35	2	2
ADDC A,@Ri	Add indirect RAM to A with carry flag	36-37	1	2
ADDC A,#data	Add immediate data to A with carry flag	34	2	2
SUBB A,Rn	Subtract register from A with borrow	98-9F	1	1
SUBB A,direct	Subtract direct byte from A with borrow	95	2	2
SUBB A,@Ri	Subtract indirect RAM from A with borrow	96-97	1	2
SUBB A,#data	Subtract immediate data from A with borrow	94	2	2
INC A	Increment accumulator	04	1	1
INC Rn	Increment register	08-0F	1	2
INC direct	Increment direct byte	05	2	3
INC @Ri	Increment indirect RAM	06-07	1	3
INC DPTR	Increment data pointer	A3	1	1
DEC A	Decrement accumulator	14	1	1
DEC Rn	Decrement register	18-1F	1	2
DEC direct	Decrement direct byte	15	2	3
DEC @Ri	Decrement indirect RAM	16-17	1	3
MUL AB	Multiply A and B	A4	1	5
DIV	Divide A by B	84	1	5
DA A	Decimal adjust accumulator	D4	1	1



Table 2-2: Logic operations

Mnemonic	Description	Code	Bytes	Cycles
ANL A,Rn	AND register to accumulator	58-5F	1	1
ANL A,direct	AND direct byte to accumulator	55	2	2
ANL A,@Ri	AND indirect RAM to accumulator	56-57	1	2
ANL A,#data	AND immediate data to accumulator	54	2	2
ANL direct,A	AND accumulator to direct byte	52	2	3
ANL direct,#data	AND immediate data to direct byte	53	3	4
ORL A,Rn	OR register to accumulator	48-4F	1	1
ORL A,direct	OR direct byte to accumulator	45	2	2
ORL A,@Ri	OR indirect RAM to accumulator	46-47	1	2
ORL A,#data	OR immediate data to accumulator	44	2	2
ORL direct,A	OR accumulator to direct byte	42	2	3
ORL direct,#data	OR immediate data to direct byte	43	3	4
XRL A,Rn	Exclusive OR register to accumulator	68-6F	1	1
XRL A,direct	Exclusive OR direct byte to accumulator	65	2	2
XRL A,@Ri	Exclusive OR indirect RAM to accumulator	66-67	1	2
XRL A,#data	Exclusive OR immediate data to accumulator	64	2	2
XRL direct,A	Exclusive OR accumulator to direct byte	62	2	3
XRL direct,#data	Exclusive OR immediate data to direct byte	63	3	4
CLR A	Clear accumulator	E4	1	1
CPL A	Complement accumulator	F4	1	1
RL A	Rotate accumulator left	23	1	1
RLC A	Rotate accumulator left through carry	33	1	1
RR A	Rotate accumulator right	03	1	1
RRC A	Rotate accumulator right through carry	13	1	1
SWAP A	Swap nibbles within the accumulator	C4	1	1



Table 2-3: Data transfer

Mnemonic	Description	Code	Bytes	Cycles
MOV A,Rn	Move register to accumulator	E8-EF	1	1
MOV A,direct	Move direct byte to accumulator	E5	2	2
MOV A,@Ri	Move indirect RAM to accumulator	E6-E7	1	2
MOV A,#data	Move immediate data to accumulator	74	2	2
MOV Rn,A	Move accumulator to register	F8-FF	1	2
MOV Rn,direct	Move direct byte to register	A8-AF	2	4
MOV Rn,#data	Move immediate data to register	78-7F	2	2
MOV direct,A	Move accumulator to direct byte	F5	2	3
MOV direct,Rn	Move register to direct byte	88-8F	2	3
MOV direct1,direct2	Move direct byte to direct byte	85	3	4
MOV direct,@Ri	Move indirect RAM to direct byte	86-87	2	4
MOV direct,#data	Move immediate data to direct byte	75	3	3
MOV @Ri,A	Move accumulator to indirect RAM	F6-F7	1	3
MOV @Ri,direct	Move direct byte to indirect RAM	A6-A7	2	5
MOV @Ri,#data	Move immediate data to indirect RAM	76-77	2	3
MOV DPTR,#data16	Load data pointer with a 16-bit constant	90	3	3
MOVC A,@A+DPTR	Move code byte relative to DPTR to accumulator	93	1	3
MOVC A,@A+PC	Move code byte relative to PC to accumulator	83	1	3
MOVX A,@Ri	Move external RAM (8-bit addr.) to A	E2-E3	1	3
MOVX A,@DPTR	Move external RAM (16-bit addr.) to A	E0	1	3
MOVX @Ri,A	Move A to external RAM (8-bit addr.)	F2-F3	1	4
MOVX @DPTR,A	Move A to external RAM (16-bit addr.)	F0	1	4
PUSH direct	Push direct byte onto stack	C0	2	4
POP direct	Pop direct byte from stack	D0	2	3
XCH A,Rn	Exchange register with accumulator	C8-CF	1	2
XCH A,direct	Exchange direct byte with accumulator	C5	2	3
XCH A,@Ri	Exchange indirect RAM with accumulator	C6-C7	1	3
XCHD A,@Ri	Exchange low-order nibble indir. RAM with A	D6-D7	1	3



Table 2-4: Program branches

Mnemonic	Description	Code	Bytes	Cycles
ACALL addr11	Absolute subroutine call	xxx11	2	6
LCALL addr16	Long subroutine call	12	3	6
RET	from subroutine	22	1	4
RETI	from interrupt	32	1	4
AJMP addr11	Absolute jump	xxx01	2	3
LJMP addr16	Long iump	02	3	4
SJMP rel	Short jump (relative addr.)	80	2	3
JMP @A+DPTR	Jump indirect relative to the DPTR	73	1	2
JZ rel	Jump if accumulator is zero	60	2	3
JNZ rel	Jump if accumulator is not zero	70	2	3
JC rel	Jump if carry flag is set	40	2	3
JNC	Jump if carry flag is not set	50	2	3
JB bit,rel	Jump if direct bit is set	20	3	4
JNB bit,rel	Jump if direct bit is not set	30	3	4
JBC bit,direct rel	Jump if direct bit is set and clear bit	10	3	4
CJNE A,direct rel	Compare direct byte to A and jump if not equal	B5	3	4
CJNE A,#data rel	Compare immediate to A and jump if not equal	B4	3	4
CJNE Rn,#data rel	Compare immed. to reg. and jump if not equal	B8-BF	3	4
CJNE @Ri,#data rel	Compare immed. to ind. and jump if not equal	B6-B7	3	4
DJNZ Rn,rel	Decrement register and jump if not zero	D8-DF	2	3
DJNZ direct,rel	Decrement direct byte and jump if not zero	D5	3	4
NOP	No operation	00	1	1

Table 2-5: Boolean manipulation

Mnemonic	Description	Code	Bytes	Cycles
CLR C	Clear carry flag	C3	1	1
CLR bit	Clear direct bit	C2	2	3
SETB C	Set carry flag	D3	1	1
SETB bit	Set direct bit	D2	2	3
CPL C	Complement carry flag	B3	1	1
CPL bit	Complement direct bit	B2	2	3
ANL C,bit	AND direct bit to carry flag	82	2	2
ANL C,/bit	AND complement of direct bit to carry	В0	2	2
ORL C,bit	OR direct bit to carry flag	72	2	2
ORL C,/bit	OR complement of direct bit to carry	A0	2	2
MOV C,bit	Move direct bit to carry flag	A2	2	2
MOV bit,C	Move carry flag to direct bit	92	2	3




3. Memory Structure

The OB38A04T1 memory structure follows general 8052 structure. It is 4KB +1KB program memory.

3.1 Program Memory

The OB38A04T1 has 4KB +1KB on-chip memory which can be used as general program memory, on which include up to 1K byte specific ISP service program memory space. The address range for the 4K byte is \$0000 to \$0FFF. The address range for the ISP service program is \$1C00 to \$1FFF. The ISP service program size can be partitioned as N blocks of 128 byte (N=0 to 8). When N=0 means no ISP service program space available, total 4KB+1KB memory used as program memory. When N=1 means address \$1F80 to \$1FFF reserved for ISP service program. When N=2 means memory address \$1F00 to \$1FFF reserved for ISP service program...etc. Value N can be set and programmed into OB38A04T1 by the writer.



Programmable ROM Area Main Program Memory

Fig. 3-1: OB38A04T1 ROM



3.2 Data Memory

The OB38A04T1 has 256 Bytes + 94Bytes on-chip SRAM, 256 Bytes of it are the same as general 8052 internal memory structure while the expanded 94Bytes on-chip SRAM can be accessed by external memory addressing method (by instruction MOVX.).




Fig. 3-2: RAM architecture

3.3 Data memory - lower 128 byte (00h to 7Fh)

Data memory 00h to FFh is the same as 8052.

The address 00h to 7Fh can be accessed by direct and indirect addressing modes.

Address 00h to 1Fh is register area.

Address 20h to 2Fh is memory bit area.

Address 30h to 7Fh is for general memory area.

3.4 Data memory - higher 128 byte (80h to FFh)

The address 80h to FFh can be accessed by indirect addressing mode.

Address 80h to FFh is data area.

3.5 Data memory - Expanded 94 bytes (\$00 to \$5D)

From external address 00h to 5Dh is the on-chip expanded SRAM area, total 94 Bytes. This area can be accessed by external direct addressing mode (by instruction MOVX).



4. CPU Engine

The OB38A04T1 engine is composed of four components:

- (1) Control unit
- (2) Arithmetic logic unit
- (3) Memory control unit
- (4) RAM and SFR control unit

The OB38A04T1 engine allows to fetch instruction from program memory and to execute using RAM or SFR. The following chapter describes the main engine register.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
				805	1 Core						
ACC	Accumulator	E0h	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00H
В	B register	F0h	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00H
PSW	Program status word	D0h	CY	AC	F0	RS	[1:0]	OV	PSW.1	Р	00H
SP	Stack Pointer	81h				SP	[7:0]				07H
DPL	Data pointer low 0	82h				DPL	[7:0]				00H
DPH	Data pointer high 0	83h				DPF	I[7:0]				00H
DPL1	Data pointer low 0	84h				DPL	1[7:0]				00H
DPH1	Data pointer high 0	85h				DPH	1[7:0]				00H
AUX	Auxiliary register	91h	BRGS	ı	SICS	S[1:0]	-	-	-	DPS	00H
CKCON	Clock control register	8Eh	- ITS[2:0]					-	10H		
IFCON	Interface control register	8Fh	-	CDPR	-	-	-	_	-	ISPE	00H

4.1 Accumulator

ACC is the Accumulator register. Most instructions use the accumulator to store the operand.

Mnemor	nic: ACC						Addre	ess: E0h
7	6	5	4	3	2	1	0	Reset
ACC.7	ACC.6	ACC05	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00h

ACC[7:0]: The A (or ACC) register is the standard 8052 accumulator.



4.2 B Register

The B register is used during multiply and divide instructions. It can also be used as a scratch pad register to store temporary data.

Mnemo	nic: B						Add	ress: F0h
7	6	5	4	3	2	1	0	Reset
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00h

B[7:0]: The B register is the standard 8052 register that serves as a second accumulator.

4.3 Program Status Word

Mnemo	nic: PSW						Add	ress: D0h	
7	6	5	4	3	2	1	0	Reset	
CY	AC	F0	RS	[1:0]	OV	F1	Р	00h	

CY: Carry flag.

AC: Auxiliary Carry flag for BCD operations.

F0: General purpose Flag 0 available for user.

RS[1:0]: Register bank select, used to select working register bank.

RS[1:0]	Bank Selected	Location
00	Bank 0	00h – 07h
01	Bank 1	08h – 0Fh
10	Bank 2	10h – 17h
11	Bank 3	18h – 1Fh

OV: Overflow flag.

F1: General purpose Flag 1 available for user.

4.4 Stack Pointer

The stack pointer is a 1-byte register initialized to 07h after reset. This register is incremented before PUSH and CALL instructions, causing the stack to start from location 08h.

Mnemonic: SP Address: 81h

P: Parity flag, affected by hardware to indicate odd/even number of "one" bits in the Accumulator, i.e. even parity



7	6	5	4	3	2	1	0	Reset
			SP	[7:0]				07h

SP[7:0]: The Stack Pointer stores the scratchpad RAM address where the stack begins. In other words, it always points to the top of the stack.

4.5 Data Pointer

The data pointer (DPTR) is 2-bytes wide. The lower part is DPL, and the highest is DPH. It can be loaded as a 2-byte register (e.g. MOV DPTR, #data16) or as two separate registers (e.g. MOV DPL,#data8). It is generally used to access the external code or data space (e.g. MOVC A, @A+DPTR, @DPTR respectively).

Mnemo	nic: DPL						Addr	ess: 82h
7	6	5	4	3	2	1	0	Reset
			DPL	[7:0]				00h

DPL[7:0]: Data pointer Low 0

Mnemo	nic: DPH						Addre	ess: 83h
7	6	5	4	3	2	1	0	Reset
			DPF	H [7:0]				00h

DPH [7:0]: Data pointer High 0

4.6 Data Pointer 1

The Dual Data Pointer accelerates the moves of data block. The standard DPTR is a 16-bit register that is used to address external memory or peripherals. In the OB38A04T1 core the standard data pointer is called DPTR, the second data pointer is called DPTR1. The data pointer select bit chooses the active pointer. The data pointer select bit is located in LSB of AUX register (DPS).

The user switches between pointers by toggling the LSB of AUX register. All DPTR-related instructions use the currently selected DPTR for any activity.

Mnemo	nic: DPL1						Addre	ess: 84h
7	6	5	4	3	2	1	0	Reset
			DPL	1 [7:0]		•		00h

DPL1[7:0]: Data pointer Low 1

Mnemo	nic: DPH	1					Addre	ess: 85h
7	6	5	4	3	2	1	0	Reset
			DPH	1 [7:0]				00h



DPH1[7:0]: Data pointer High 1

Mnemo	nic: AUX						Addre	ss: 91h
7	6	5	4	3	2	1	0	Reset
BRGS	-	SICS	S[1:0]	-	-	-	DPS	00H

DPS: Data Pointer select register.

DPS = 1 is selected DPTR1.

4.7 Clock control register

Mnemo	nic: CKC	ON					Addres	s: 8Eh
7	6	5	4	3	2	1	0	Reset
-		ITS[2:0]		-	-	-	-	10H

ITS[2:0]: Instruction timing select.

ITS [2:0]	Mode
000	1T mode
001	2T mode (default)
010	3T mode
011	4T mode
100	5T mode
101	6T mode
110	7T mode
111	8T mode

4.8 Interface control register

Mnemonic: IFCON								ss: 8Fh
7	6	5	4	3	2	1	0	Reset
-	CDPR	-	-	-	-	-	ISPE	00H

CDPR: Code protect (Read Only)

ISPE: ISP function enable bit

ISPE = 1, enable ISP function ISPE = 0, disable ISP function



5. GPIO

The OB38A04T1 has three I/O ports: Port 0, Port 1 and Port 3. Ports 0, 1 are 8-bit ports and Port 3 is a 2-bit port. These are: quasi-bidirectional (standard 8051 port outputs), push-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin. All I/O port pins on the OB38A04T1 may be configured by software to one of four types on a pin-by-pin basis, shown as below:

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
I/O port function register											
P0M0	Port 0 output mode 0	D2h		P0M0[7:0]					~OP16		
P0M1	Port 0 output mode 1	D3h				P0M	1[7:0]				~OP17
P1M0	Port 1 output mode 0	D4h	-	P1M0[5:0]				~OP18			
P1M1	Port 1 output mode 1	D5h	-	-			P1M	1[5:0]			~OP19

^{*}OP16~OP19 by writer programming set.

PxM1.y	PxM0.y	Port output mode
0	0	Quasi-bidirectional (standard 8051 port outputs) (pull-up)
0	1	Push-pull
1	0	Input only (high-impedance)
1	1	Open drain

The XTAL2 and XTAL1 can define as P3.0 and P3.1 by writer or ISP, when user use internal OSC as system clock; when user use external OSC as system clock and input into XTAL1, only XTAL2 can be defined as P3.0.

For general-purpose applications, every pin can be assigned to either high or low independently as given below:

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Ports											
Port 1	Port 1	90h	-	-	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	OP1B
Port 0	Port 0	80h	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	OP1A

^{*}OP1A~OP1B by writer programming set.

Mnemo	nic: P0						Addres	ss: 80h
7	6	5	4	3	2	1	0	Reset
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	FFh

P0.7~ 0: Port0 [7] ~ Port0[0]

Mnemo	nic: P1						Addres	ss: 90h
7	6	5	4	3	2	1	0	Reset
-	-	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	FFh

P1.5~ 0: Port1 [5] ~ Port1 [0]



6. Timer 0 and Timer 1

The OB38A04T1 has two 16-bit timer/counter registers: Timer 0 and Timer 1. All can be configured for counter or timer operations.

In timer mode, the Timer 0 register or Timer 1 register is incremented every 1/12/96 machine cycles, which means that it counts up after every 1/12/96 periods of the clk signal. It's dependent on SFR(PFCON).

In counter mode, the register is incremented when the falling edge is observed at the corresponding input pin T0or T1. Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 machine cycle.

Four operating modes can be selected for Timer 0 and Timer 1. Two Special Function registers (TMOD and TCON) are used to select the appropriate mode.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
			Tir	ner 0 ar	nd 1						
TL0	Timer 0, low byte	8Ah				TL	0[7:0]				00H
TH0	Timer 0, high byte	8Ch				TH	0[7:0]				00H
TL1	Timer 1, lowbyte	8Bh				TL	1[7:0]				00H
TH1	Timer 1, high byte	8Dh				TH	1[7:0]				00H
TMOD	Timer Mode Control	89h	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00H
TCON	Timer/Counter Control	88h	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
ENHIT	ENHance Interrupt Type Register	E5h	-	-	-	-	ENHIT	1[1:0]	ENHI	T0[1:0]	00H
INTDEG	External Interrunt		-	_	-	-	INT1DE	G[1:0]	INT0DI	EG[1:0]	00H
PFCON	Perinheral Frequency		-	-	-	-	T1PS	[1:0]	T0PS	S[1:0]	00H

6.1 Timer/counter mode control register (TMOD)

Mnemoi	nic: TMO	D					Addres	ss: 89h
7	6	5	4	3	2	1	0	Reset
GATE	C/T	M1	M0	GATE	C/T	M1	M0	00h
	Timer 1				Time	er O		

GATE: If set, enables external gate control (pin INT0 or INT1 for Counter 0 or 1, respectively). When INT0 or INT1 is high, and TRx bit is set (see TCON register), a counter is incremented every falling edge on T0 or T1 input pin.

C/T: Selects Timer or Counter operation. When set to 1, a counter operation is performed, when cleared to 0, the corresponding register will function as a timer.

M[1:0]: Selects mode for Timer/Counter 0 or Timer/Counter 1



M1	MO	Mode	Function
0	0	Mode0	13-bit counter/timer, with 5 lower bits in TL0 or TL1 register and 8 bits in TH0 or TH1 register (for Timer 0 and Timer 1, respectively). The 3 high order bits of TL0 and TL1 are hold at zero.
0	1	Mode1	16-bit counter/timer.
1	0	Mode2	8 -bit auto-reload counter/timer. The reload value is kept in TH0 or TH1, while TL0 or TL1 is incremented every machine cycle. When TLx overflows, a value from THx is copied to TLx.
1	1	Mode3	If Timer 1 M1 and M0 bits are set to 1, Timer 1 stops. If Timer 0 M1 and M0 bits are set to 1, Timer 0 acts as two independent 8 bit timers / counters.

6.2 Timer/counter control register (TCON)

Mnemo	nic: TCO	N					Addre	ss: 88h
7	6	5	4	3	2	1	0	Reset
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00h

TF1: Timer 1 overflow flag set by hardware when Timer 1 overflows. This flag can be cleared by software and is automatically cleared when interrupt is processed.

TR1: Timer 1 Run control bit. If cleared, Timer 1 stops.

TF0: Timer 0 overflow flag set by hardware when Timer 0 overflows. This flag can be cleared by software and is automatically cleared when interrupt is processed.

TR0: Timer 0 Run control bit. If cleared, Timer 0 stops.

IE1: Interrupt 1 edge flag. Set by hardware, when falling edge on external pin INT1 is observed. Cleared when interrupt is processed.

IT1: Interrupt 1 type control bit.

IT1=0: INT1 select level trigger.(high or low dependent on ENHIT1)

IT1=1: INT1 select edge trigger.(falling or rising or both edge dependent on ENHIT1).

IE0: Interrupt 0 edge flag. Set by hardware, when falling edge on external pin INT0 is observed. Cleared when interrupt is processed.

ITO: Interrupt 0 type control bit.

IT0=0: INT0 select level trigger.(high or low dependent on ENHIT0)

IT0=1: INT0 select edge trigger.(falling or rising or both edge dependent on ENHIT0)



6.3 ENHance Interrupt Type Register (ENHIT)

Mnemo	nic: ENHI	T					Addre	ss: E5h
7	6	5	4	3	2	1	0	Reset
-	-	-	-	ENHIT	1[1:0]	ENHI	T0[1:0]	00h

		ENHIT0[1:0]=00	ENHIT0[1:0]=01	ENHIT0[1:0]=10		ENHIT0[1:0]=11	
	IT0=0	INT0 Low level trigge	r INT0 High level trigger	·			
	IT0=	1 INT0 Falling edge	INT0 Rising trigger	INT0 Both falling and rising]		
·	ENILIT1[1:0]=00		ENUT1(1:01=01		EN	ILIT1[1:0]=11	

	ENHIT1[1:0]=00	ENHIT1[1:0]=01	ENHIT1[1:0]=10	ENHIT1[1:0]=11
IT1=0	INT1 Low level trigger	INT1 High level trigger		
IT1=1	INT1 Falling edge	INT1 Rising trigger	INT1 Both falling and rising	

6.4 External Interrupt Deglitch Register (INTDEG)

Mnemonic: INTDEG Address									
7	6	5	4	3	2	1	0	Reset	
-	-	-	-	INT1DE	G[1:0]	INT0D	EG[1:0]	00H	

INT1DEG[1:0] Select INT1 deglitch time.

00: no deglitch.

01: 5us

10: 10us

11: 15us

INT0DEG[1:0] Select INT0 deglitch time.

00: no deglitch.

01: 5us

10: 10us

11: 15us



6.5 Peripheral Frequency control register

Mnemonic: PFCON								Addre	ss: D9h
	7	6	5	4	3	2	1	0	Reset
	-	-	-	-	T1PS	[1:0]	TOPS	S[1:0]	00H

T1PS[1:0]: Timer1 Prescaler select

T1PS[1:0]	Prescaler
00	Fosc/12
01	Fosc
10	Fosc/96
11	reserved

T0PS[1:0]: Timer0 Prescaler select

T0PS[1:0]	Prescaler
00	Fosc/12
01	Fosc
10	Fosc/96
11	reserved

6.6 Mode 0 (13-bit Counter/Timer)




Fig. 6-1: Mode 0 -13 bit Timer / counter operation



6.7 Mode 1 (16-bit Counter/Timer)




Fig. 6-2: Mode 1 -16 bit Timer / counter operation

6.8 Mode 2 (8-bit auto-reload Counter/Timer)




Fig. 6-3: Mode 2 8 bit Auto-reload Counter/Timer



6.9 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters)




Fig. 6-4: Mode 3 - two independent 8 bit Timers / Counters (Only Timer 0)

7. Serial interface

The serial buffer consists of two separate registers, a transmit buffer and a receive buffer.

Writing data to the Special Function Register SBUF sets this data in serial output buffer and starts the transmission. Reading from the SBUF reads data from the serial receive buffer. The serial port can simultaneously transmit and receive data. It can also buffer 1 byte at receive, which prevents the receive data from being lost if the CPU reads the first byte before transmission of the second byte is completed.

Mnemonic	Description	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
				Serial in	terface						
PCON	Power control	87H	SMOD	-	-	-	-	-	STOP	IDLE	00H
AUX	Auxiliary register	91h	BRGS	-	SICS	S[1:0]	-	-	-	DPS	00H
SCON	Serial Port control register	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SRELL	Serial Port reload register low byte	AAH	SREL. 7	SRE L.6	SREL .5	SREL. 4	SREL. 3	SREL. 2	SREL .1	SREL. 0	00H
SRELH	Serial Port reload register high byte	BAH	-	1	-	-	-	-	SREL .9	SREL. 8	00H
SBUF	Serial Port data buffer	99H	SBUF[7:0]						00H		
PFCON	Peripheral Frequency control register	D9h	-	ı	-	ı	T1PS	S[1:0]	T0Ps	S[1:0]	00H



Mnemo	Mnemonic: AUX							
7	6	5	4	3	2	1	0	Reset
BRGS	-	SICS[1:0]		-	-	-	DPS	00H

BRGS: BRGS = 0 - baud rate generator from Timer 1.

BRGS = 1 – baud rate generator by SREL.

SICS[1:0]: Serial interface channel selection control.

SICS[1:0]	Channel	Note
00	Port 1	RXD_0,TXD_0
01	Port 1	RXD_1,TXD_1
10	reserved	-
11	reserved	-

Mnemo	Addres	ss: 98h						
7	6	5	4	3	2	1	0	Reset
SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00h

SM0,SM1: Serial Port 0 mode selection.

SM0	SM1	Mode
0	0	0
0	1	1
1	0	2
1	1	3

The 4 modes in UART, Mode 0 ~ 3, are explained later.

SM2: Enables multiprocessor communication feature

REN: If set, enables serial reception. Cleared by software to disable reception.

TB8: The 9th transmitted data bit in modes 2 and 3. Set or cleared by the CPU depending on the function it performs such as parity check, multiprocessor communication etc.

RB8: In modes 2 and 3, it is the 9th data bit received. In mode 1, if SM2 is 0, RB8 is the stop bit. In mode 0, this bit is not used. Must be cleared by software.

TI: Transmit interrupt flag, set by hardware after completion of a serial transfer. Must be cleared by software.

RI: Receive interrupt flag, set by hardware after completion of a serial reception. Must be cleared by software.



7.1 Serial interface

SM0	SM1	Mode	Description	Board Rate
0	0	0	Shift register	Fosc/12
0	1	1	8-bit UART	Variable
1	0	2	9-bit UART	Fosc/32 or Fosc/64
1	1	3	9-bit UART	Variable

Here Fosc is the crystal or oscillator frequency.

7.1.1 Mode 0

As below Figure. Pin RXD serves as input and output. TXD outputs the shift clock. 8 bits are transmitted with LSB first. The baud rate is fixed at 1/12 of the crystal frequency. Reception is initialized in Mode 0 by setting the flags in SCON as follows: RI = 0 and REN = 1. In other modes, a start bit when REN = 1 starts receiving serial data.




Fig. 8-1: Transmit mode 0




Fig. 8-2: Receive mode 0



7.1.2 Mode 1

As below Figure.Pin RXD serves as input, and TXD serves as serial output. No external shift clock is used, 10 bits are transmitted: a start bit (always 0), 8 data bits (LSB first), and a stop bit (always 1). On receive, a start bit synchronizes the transmission, 8 data bits are available by reading SBUF, and stop bit sets the flag RB8 in the Special Function Register SCON. In mode 1 either internal baud rate generator or timer 1 can be use to specify baud rate.




Fig. 8-3: Transmit mode 1




Fig. 8-4: Receive mode 0

7.1.3 Mode 2

This mode is similar to Mode 1, with two differences. The baud rate is fixed at 1/32 (SMOD=1) or 1/64(SMOD=0) of oscillator frequency and 11 bits are transmitted or received: a start bit (0), 8 data bits (LSB first), a programmable 9th bit, and a stop bit (1). The 9th bit can be used to control the parity of the serial interface: at transmission, bit TB8 in SCON is output as the 9th bit, and at receive, the 9th bit affects RB8 in Special Function Register SCON.

7.1.4 Mode 3

As below Figure. The only difference between Mode 2 and Mode 3 is that in Mode 3 either internal baud rate generator or timer 1 can be use to specify baud rate.






Fig. 8-5: Transfer Mode 2 and Mode 3




Fig. 8-6: The receiving modes 2 and 3

7.2 Multiprocessor Communication of Serial Interface

The feature of receiving 9 bits in Modes 2 and 3 of Serial Interface can be used for multiprocessor communication. In this case, the slave processors have bit SM2 in SCON set to 1. When the master processor outputs slave's address, it sets the 9th bit to 1, causing a serial port receive interrupt in all the slaves. The slave processors compare the received byte with their network address. If there is a match, the addressed slave will clear SM2 and receive the rest of the message, while other slaves will leave SM2 bit unaffected and ignore this message. After addressing the slave, the host will output the rest of the message with the 9th bit set to 0, so no serial port receive interrupt will be generated in unselected slaves.

7.3 Peripheral Frequency control register

Mnemonic: PFCON Address									
7	6	5	4	3	2	1	0	Reset	
-	-	-	-	T1PS	S[1:0]	T0PS	S[1:0]	00H	

T1PS[1:0]: Timer1 Prescaler select

T1PS[1:0]	Prescaler
00	Fosc/12
01	Fosc
10	Fosc/96
11	reserved



7.4 Baud rate generator

7.4.1 Serial interface modes 1 and 3

7.4.1.1 When BRGS = 0 (in Special Function Register AUX).

(1) T1PS[1:0] is 00

Baud Rate =
$$\frac{2^{\text{SMOD}} \times F_{\text{osc}}}{32 \times 12 \times (256 - \text{TH1})}$$

(2) T1PS[1:0] is 01

Baud Rate =
$$\frac{2^{\text{SMOD}} \times F_{\text{osc}}}{32 \times (256 - \text{TH1})}$$

(3) T1PS[1:0] is 10

Baud Rate =
$$\frac{2^{\text{SMOD}} \times F_{\text{osc}}}{32 \times 96 \times (256 - \text{TH1})}$$

7.4.1.2 When BRGS = 1 (in Special Function Register AUX).

Baud Rate =
$$\frac{2^{\text{SMOD}} \times F_{\text{osc}}}{64 \times (2^{10} - \text{SREL})}$$



8. Watchdog timer

The Watch Dog Timer (WDT) is an 8-bit free-running counter that generate reset signal if the counter overflows. The WDT is useful for systems which are susceptible to noise, power glitches, or electronics discharge which causing software dead loop or runaway. The WDT function can help user software recover from abnormal software condition. The WDT is different from Timer0, Timer1 and Timer2 of general 8052. To prevent a WDT reset can be done by software periodically clearing the WDT counter. User should check WDTRF bit of RSTS register whenever un-predicted reset happened. After an external reset the watchdog timer is disabled and all registers are set to zeros.

The watchdog timer has a free running on-chip RC oscillator (20 KHz). The WDT will keep on running even after the system clock has been turned off (for example, in sleep mode). During normal operation or sleep mode, a WDT time-out (if enabled) will cause the MCU to reset. The WDT can be enabled or disabled any time during the normal mode. Please refer the WDTRE bit of WDTRC register. The default WDT time-out period is approximately 204.8ms (WDTRM [3:0] = 0100b).

The WDT has selectable divider input for the time base source clock. To select the divider input, the setting of bit3 ~ bit0 (WDTRM [3:0]) of Watch Dog Timer Control Register (WDTRC) should be set accordingly.

$$WDTRCLK = \frac{20 \text{KHz}}{2^{\text{WDTRM}}} \qquad Watchdog \ reset \ time = \frac{256}{\text{WDTRCLK}}$$

$$WDTICLK = \frac{20 \text{KHz}}{2^{\text{WDTIM}}} \qquad Watchdog \ Interrupt \ time = \frac{256}{\text{WDTICLK}}$$

Table 8-1: WDT time-out period

WDTRM [3:0]	Divider (20 KHz RC oscillator in)	Reset Time period @ 20KHz	WDTIM [3:0]	Divider (20 KHz RC oscillator in)	Interrupt Time period @ 20KHz
0000	1	12.8ms	0000	1	12.8ms
0001	2	25.6ms	0001	2	25.6ms
0010	4	51.2ms	0010	4	51.2ms
0011	8	102.4ms	0011	8	102.4ms
0100	16	204.8ms	0100	16	204.8ms
		(default)			
0101	32	409.6ms	0101	32	409.6ms
0110	64	819.2ms	0110	64	819.2ms
0111	128	1.6384s	0111	128	1.6384s
1000	256	3.2768s	1000	256	3.2768s
1001	512	6.5536s	1001	512	6.5536s
1010	1024	13.10s	1010	1024	13.10s
1011	2048	26.21s	1011	2048	26.21s
1100	4096	52.42s	1100	4096	52.42s
1101	8192	104.85s	1101	8192	104.85s
1110	16384	209.71s	1110	16384	209.71s
1111	32768	419.43s	1111	32768	419.43s



The program can enable the WDT function by programming 1 to the WDTRE bit. After WDTRE set to 1, the 8 bit-counter starts to count with the selected time base source clock which set by WDTRM [3:0]. It will generate a reset signal when overflows. The WDTRE bit will be cleared to 0 automatically when MCU been reset, either hardware reset or WDT reset. As shown in Fig. 8-1.

Once the watchdog is started it cannot be stopped. User can refreshed the watchdog timer to zero by writing 0x55 to Watch Dog Timer refresh Key (WDTK) register. This will clear the content of the 8-bit counter and let the counter re-start to count from the beginning. The watchdog timer must be refreshed regularly to prevent reset request signal from becoming active.

When Watchdog timer is overflow, the WDTRF flag will set to one and automatically reset MCU. The WDTRF flag can be clear by software or external reset or power on reset.




Fig. 8-1: Watchdog timer block diagram



Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
	•			Watchd	log Timer						
TAKEY	Time Access Key register	F7h		TAKEY [7:0]							00H
WDTRC	Watchdog timer reset control register	B6h	-	-	WDTR E	-	WDTRM[3:0]				04H
WDTIC	Watchdog timer interrupt control register	B5h	-	-	WDTI E	WDTI OF	WDTIM[3:0]				00H
WDTK	Watchdog timer refresh key	B7h	WDTK[7:0]					00H			
RSTS	Reset status register	A1h	-	LVRP INTF	-	-	WDTR F	SWR F	LVRF	POR F	00H

Mnemo	nic: TAKI	ΕY					Addı	ress: F7h
7	6	5	4	3	2	1	0	Reset
			00H					

Watchdog timer control register (WDTRC & WDTIC) is read-only by default; software must write three specific values 55h, AAh and 5Ah sequentially to the TAKEY register to enable the WDTRC write attribute. That is:

MOV TAKEY, #55h MOV TAKEY, #0AAh MOV TAKEY, #5Ah

Mnem	onic: WDT	RC					Address	: B6h
7	6	5	4	3	2	1	0	Reset
-	-	WDTRE	-		WDTR	M [3:0]		04H

WDTRE: Control bit used to enable Watchdog reset timer.

WDTRE = 0 - Disable Watchdog reset timer.

WDTRE = 1 - Enable Watchdog reset timer.

WDTRM [3:0]: WDT clock source divider bit. As seen in Fig. 8-1 to reference the WDT time-out period.

Mnemo		Addres	s: B5h					
7	6	5	4	3	2	1	0	Reset
-	-	WDTIE	WDTIO F		WDTII	M [3:0]		00H

WDTIE: Control bit used to enable Watchdog interrupt timer.



WDTIE = 0 - Disable Watchdog interrupt timer.

WDTIE = 1 - Enable Watchdog interrupt timer.

The function is support interrupt and stop mode wakeup.

WDTIOF: Watchdog Interrupt Timer overflow flag set by hardware when Watchdog Interrupt timer overflows. This flag can be cleared by software

WDTIM [3:0]: WDT clock source divider bit. As seen in Fig. 8-1 to reference the WDT time-out period.

Mnemon	Addres	s: A1h						
7	6	5	4	3	2	1	0	Reset
-	LVRLP INTF	-	-	WDTRF	SWRF	LVRF	PORF	00h

WDTRF: Watchdog timer reset flag. When MCU is reset by watchdog, WDTRF flag will be set to one by hardware. This flag clear by software

Mnemor	Mnemonic: WDTK Address								
7	6	5	4	3	2	1	0	Reset	
	WDTK[7:0]							00h	

WDTK: Watchdog timer refresh key.

A programmer must write 0x55 or 0xAA into WDTK register, and then the watchdog reset timer or interrupt timer will be cleared to zero.

For example 1, if enable WDT reset period is 3.2768s

MOV TAKEY, #55h

MOV TAKEY, #0AAh

MOV TAKEY, #5Ah ; enable WDTRC write attribute.

MOV WDTRC, #28h ; Set WDTRM [3:0] = 1000b. Set WDTRE =1 to enable WDT function.

.

MOV WDTK, #55h ; Clear WDT reset timer to 0.



For example 2, if enable WDT interrupt period is 204.8ms.

MOV TAKEY, #55h

MOV TAKEY, #0AAh

MOV TAKEY, #5Ah ; enable WDTIC write attribute.

MOV WDTIC, #24h ;Set WDTIM [3:0] = 0100b. ;Set WDTIE =1 to enable WDT function



9. Interrupt

The OB38A04T1 provides 9 interrupt sources with four priority levels. Each source has its own request flag(s) located in a special function register. Each interrupt requested by the corresponding flag could individually be enabled or disabled by the enable bits in SFR's IEN0, IEN1, and IEN2.

When the interrupt occurs, the engine will vector to the predetermined address as shown in Table 9-1. Once interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service is terminated by a return from instruction RETI. When an RETI is performed, the processor will return to the instruction that would have been next when interrupt occurred.

When the interrupt condition occurs, the processor will also indicate this by setting a flag bit. This bit is set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per machine cycle, and then samples are polled by hardware. If the sample indicates a pending interrupt when the interrupt is enabled, then interrupt request flag is set. On the next instruction cycle the interrupt will be acknowledged by hardware forcing an LCALL to appropriate vector address.

Interrupt response will require a varying amount of time depending on the state of microcontroller when the interrupt occurs. If microcontroller is performing an interrupt service with equal or greater priority, the new interrupt will not be invoked. In other cases, the response time depends on current instruction. The fastest possible response to an interrupt is 7 machine cycles. This includes one machine cycle for detecting the interrupt and six cycles for perform the LCALL.

Table 9-1: Interrupt vectors

	Interrupt Request Flags	Interrupt Vector Address	Interrupt Number *(use Keil C Tool)
1	IE0 – External interrupt 0	0003h	0
2	TF0 – Timer 0 interrupt	000Bh	1
3	IE1 – External interrupt 1	0013h	2
4	TF1 – Timer 1 interrupt	001Bh	3
5	RI/TI – Serial channel interrupt	0023h	4
6	LVIIF – Low Voltage Interrupt	002Bh	5
7	IICIF – IIC interrupt	0033h	6
8	WDTIF – Watchdog interrupt	003Bh	7
9	TKIF – Touch interrupt	0043h	8

^{*} See Keil C about C51 User's Guide about Interrupt Function description



Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
				Inte	errupt						
IEN0	Interrupt Enable 0 register	A8H	EA	-	-	ES	ET1	EX1	ET0	EX0	00H
IEN1	Interrupt Enable 1 register	В8Н	-	-	IEIIC	IELVI	-	-	-	-	00H
IEN2	Interrupt Enable 2 register	9AH		-	-	-	IETK	-	EWD T	ı	00H
IRCON	Interrupt request register	C0H	-	-	IICIF	LVIIF	-	-	-	-	00H
IRCON2	Interrupt request register 2	97H	-	-	-	-	TKIF	-	WDTI F	-	00H
IP0	Interrupt priority level 0	А9Н		-	IP0.5	IP0.4	IP0.3	IP0.2	IP0.1	IP0.0	00H
IP1	Interrupt priority level 1	В9Н	-	-	IP1.5	IP1.4	IP1.3	IP1.2	IP1.1	IP1.0	00H

	Mnemo	Addre	ss: A8h						
	7	6	5	4	3	2	1	0	Reset
Γ	EA	-	-	ES	ET1	EX1	ET0	EX0	00h

EA: EA=0 – Disable all interrupt.

EA=1 - Enable all interrupt.

ES: ES=0 - Disable Serial channel interrupt.

ES=1 – Enable Serial channel interrupt.

ET1: ET1=0 – Disable Timer 1 overflow interrupt.

ET1=1 – Enable Timer 1 overflow interrupt.

EX1: EX1=0 – Disable external interrupt 1.

EX1=1 – Enable external interrupt 1.

ET0: ET0=0 - Disable Timer 0 overflow interrupt.

ET0=1 - Enable Timer 0 overflow interrupt.

EX0: EX0=0 – Disable external interrupt 0.

EX0=1 – Enable external interrupt 0.

Mnemor	Address: B8h							
7	6	5	4	3	2	1	0	Reset
-	-	IEIIC	IELVI	-	-	-	-	00H

IEIIC: IIC interrupt enable.

IEIIC = 0 – Disable IIC interrupt.

IEIIC = 1 – Enable IIC interrupt.

IELVI: LVI interrupt enable.



IELVI = 0 – Disable LVI interrupt.

IELVI = 1 – Enable LVI interrupt.

Mnemo	Mnemonic: IEN2										
7	6	5	4	3	2	1	0	Reset			
-	-	-	-	IETK	-	EWDT	-	00H			

IETK: Enable touch key interrupt.

IETK = 0 - Disable Touch Key interrupt.

IETK = 1 – Enable Touch Key interrupt.

EWDT: Enable Watch dog interrupt.

EWDT = 0 - Disable Watch dog interrupt.

EWDT = 1 - Enable Watch dog interrupt.

Mnemo	nic: IRCO	N					Addr	ess: C0h
7	6	5	4	3	2	1	0	Reset
-	-	IICIF	LVIIF	-	-	-	-	00H

IICIF: IIC interrupt flag. LVIIF: LVI interrupt flag.

Mnemo	nic: IRCC	N2					Addre	ess: 97h
7	6	5	4	3	2	1	0	Reset
-	-	-	-	TKIF	-	WDTIF	-	00H

TKIF: Touch Key interrupt flag. Must be cleared by software.

WDTIF: Watch dog interrupt flag

9.1 Priority level structure

All interrupt sources are combined in groups:

Table 9-2: Priority level groups

Groups							
External interrupt 0	-	-					
Timer 0 interrupt	Watchdog interrupt	-					
External interrupt 1	-	-					
Timer 1 interrupt	-	-					
Serial channel interrupt	-	LVI interrupt					
Touch interrupt	-	IIC interrupt					



Each group of interrupt sources can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register IP0 and one in IP1. If requests of the same priority level will be received simultaneously, an internal polling sequence determines which request is serviced first

	Mnemo	nic: IP0						Addres	s: A9h
	7	6	5	4	3	2	1	0	Reset
ſ	-	-	IP0.5	IP0.4	IP0.3	IP0.2	IP0.1	IP0.0	00h

Mnemo	nic: IP1						Addres	s: B9h
7	6	5	4	3	2	1	0	Reset
-	-	IP1.5	IP1.4	IP1.3	IP1.2	IP1.1	IP1.0	00h

Table 9-3: Priority levels

IP1.x	IP0.x	Priority Level
0	0	Level0 (lowest)
0	1	Level1
1	0	Level2
1	1	Level3 (highest)

Table 9-4: Groups of priority

Bit		Group							
IP1.0, IP0.0	External interrupt 0	-	-						
IP1.1, IP0.1	Timer 0 interrupt	Watchdog interrupt	-						
IP1.2, IP0.2	External interrupt 1	-	-						
IP1.3, IP0.3	Timer 1 interrupt	-	-						
IP1.4, IP0.4	Serial channel interrupt	-	LVI interrupt						
IP1.5, IP0.5	Touch interrupt	-	IIC interrupt						

Table 9-5: Polling sequence

Interrupt source	Sequence		
External interrupt 0			
Timer 0 interrupt			
Watchdog interrupt			
External interrupt 1			
Timer 1 interrupt			
Serial channel interrupt			
LVI interrupt			
Touch Key interrupt			
IIC interrupt	▼		



10. Power Management Unit

Power management unit serves two power management modes, IDLE and STOP, for the users to do power saving function.

Mnemor	nic: PCOI	N					Addre	ess: 87h	
7	6	5	4	3	2	1	0	Reset	
SMOD	-	-	-	-	-	STOP	IDLE	00h	

STOP: Stop mode control bit. Setting this bit turning on the Stop Mode.

Stop bit is always read as 0

IDLE: Idle mode control bit. Setting this bit turning on the Idle Mode.

Idle bit is always read as 0

10.1 Idle mode

Setting the IDLE bit of PCON register invokes the IDLE mode. The IDLE mode leaves internal clocks and peripherals running. Power consumption drops because the CPU is not active. The CPU can exit the IDLE state with any interrupts or a reset.

10.2 Stop mode

Setting the STOP bit of PCON register invokes the stop mode. The following wake-up sources can be configured to wake the device from stop mode:

- External interrupt 0, 1
- LVI / LVR
- Watchdog timer reset / interrupt
- Touch key



11. IIC function

The IIC module uses the SCL (clock) and the SDA (data) line to communicate with external IIC interface. Its speed can be selected to 400Kbps (maximum) by software setting the IICBR [2:0] control bit. The IIC module provided 2 interrupts (RXIF, TXIF). It will generate START, repeated START and STOP signals automatically in master mode and can detects START, repeated START and STOP signals in slave mode. The maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400pF.

The interrupt vector is 6Bh.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
				IIC	function						
IICCTL	IIC control register	F9h	IICEN	ICEN MSS MAS AB_E BF_E - IICBR[1:0]				03H			
IICS	IIC status register	F8h	1	MPIF	LAIF	RXIF	TXIF	RXAK	TXAK	RW or BB	00H
IICA1	IIC Address 1 register	FAh		IICA1[7:1] MATC H1or RW1						АОН	
IICA2	IIC Address 2 register	FBh		MATC						60H	
IICRWD	IIC Read/Write register	FCh	IICRWD[7:0]					00H			
IICEBT	IIC Enaable Bus Transaction	FDh	FU_E	N[1:0]	-	-	-	-	-	-	00H

Mnemon	ic: IICCTL	_					Addre	ess: F9h
7	6	5	4	3	2	1	0	Reset
IICEN	MSS	MAS	AB_EN	BF_EN	-	IICBF	R[1:0]	03H

IICEN: Enable IIC module

IICEN = 1 is Enable

IICEN = 0 is Disable.

MSS: Master or slave mode select.

MSS = 1 is master mode.

MSS = 0 is slave mode.

*The software must set this bit before setting others register.

MAS: Master address select (master mode only)

MAS = 0 is to use IICA1.



MAS = 1 is to use IICA2.

AB_EN: Arbitration lost enable bit. (Master mode only)

If set AB_EN bit, the hardware will check arbitration lost. Once arbitration lost occurred, hardware will return to IDLE state. If this bit is cleared, hardware will not care arbitration lost condition. Set this bit when multi-master and slave connection. Clear this bit when single master to single slave.

BF_EN: Bus busy enable bit. (Master mode only)

If set BF_EN bit, hardware will not generate a start condition to bus until BF=0. Clear this bit will always generate a start condition to bus when FU_EN[1:0] is set to 10. Set this bit when multi-master and slave connection. Clear this bit when single master to single slave.

IICBR[1:0]: Baud rate selection (master mode only), where Fosc is the external crystal or oscillator frequency.

IICBR[1:0]	Baud rate
00	Fosc/32
01	Fosc/64
10	Fosc/128
11	Fosc/256 (Default)

Mnemonic: IICS A												
7	6	5	4	3	2	1	0	Reset				
-	MPIF	LAIF	RXIF	TXIF	RXAK	TxAK	RW or BB	00H				

MPIF: The Stop condition Interrupt Flag

The stop condition occurred and this bit will be set. Software need to clear this bit

LAIF: Arbitration lost bit. (Master mode only)

The Arbitration Interrupt Flag, the bus arbitration lost occurred and this bit will be set. Software need to clear this bit

RXIF: The data Receive Interrupt Flag (RXIF) is set after the IICRWD (IIC Read Write Data Buffer) is loaded with a newly receive data.

TxIF: The data Transmit Interrupt Flag (TXIF) is set when the data of the IICRWD (IIC Read Write Data Buffer) is downloaded to the shift register.

RxAK: The Acknowledge Status indicate bit. When clear, it means an acknowledge signal has been received after the complete 8 bits data transmit on the bus.

TxAK: The Acknowledge status transmit bit. When received complete 8 bits data, this bit will set (NoAck) or clear (Ack) and transmit to master to indicate the receive status.

RW or BB: Master Mode:

BB: Bus busy bit

If detect scl=0 or sda=0 or bus start, this bit will be set. If detect stop, this bit will be cleared. This bit can be cleared by software to return ready state.

Slave Mode:

RW:The slave mode read (received) or wrote (transmit) on the IIC bus. When this bit is clear, the slave module received data on the IIC bus (SDA).(Slave mode only)






Fig. 11-1: Acknowledgement bit in the 9th bit of a byte transmission

Mnemonic: IICA1 Address											
7	6	5	4	3	2	1	0	Reset			
		IIC	A1[7:1]				Match1 or RW1	A0H			
			R/W			R or R/W					

Slave mode:

IICA1[7:1]: IIC Address registers

This is the first 7-bit address for this slave module. It will be checked when an address (from master) is received

Match1: When IICA1 matches with the received address from the master side, this bit will set to 1 by hardware. When IIC bus gets first data, this bit will clear.

Master mode:

IICA1[7:1]: IIC Address registers

This 7-bit address indicates the slave with which it wants to communicate.

RW1: This bit will be sent out as RW of the slave side if the module has set the FU_EN[1:0] = 10. It appears at the 8th bit after the IIC address as shown in Fig. 11-2. It is used to tell the salve the direction of the following communication. If it is 1, the module is in master receive mode. If 0, the module is in master transmit mode.

RW1=1, master receive mode

RW1=0, master transmit mode






Fig. 11-2: RW bit in the 8th bit after IIC address

M	nemo	nic: IIC	CA2					Addres	SS: FBN
	7	6	5	4	3	2	1	0	Reset
			I	CA2[7:1]			Match2 or RW2	60h
				R/W				R or R/W	

Slave mode:

IICA2[7:1]: IIC Address registers

This is the second 7-bit address for this slave module.

It will be checked when an address (from master) is received

Match2: When IICA2 matches with the received address from the master side, this bit will set to 1 by hardware. When IIC bus gets first data, this bit will clear.

Master mode:

IICA2[7:1]: IIC Address registers

This 7-bit address indicates the slave with which it wants to communicate.

RW2: This bit will be sent out as RW of the slave side if the module has set the FU_EN[1:0] = 10. It is used to tell the salve the direction of the following communication. If it is 1, the module is in master receive mode. If 0, the module is in master transmit mode.

RW2=1, master receive mode

RW2=0, master transmit mode

Mnemoi	Mnemonic: IICRWD Addres											
7	6	5	4	3	2	1	0	Reset				
	IICRWD[7:0]											

IICRWD[7:0]: IIC read write data buffer.

In receiving (read) mode, the received byte is stored here.

In transmitting mode, the byte to be shifted out through SDA stays here.



Mnemor	nic: IICEI	ВТ					Addres	s: FDH
7	6	5	4	3	2	1	0	Res et
FU EN	V[1:0]	-	-	-	-	-	-	00H

Master Mode:

- 00: reserved
- 01: IIC bus module will enable read/write data transfer on SDA and SCL.
- 10: IIC bus module generate a start condition on the SDA/SCL, then send out address which is stored in the IICA1/IICA2(selected by MAS control bit)
- 11: IIC bus module generates a stop condition on the SDA/SCL.
 - FU_EN[1:0] will be auto-clear by hardware, so setting FU_EN[1:0] repeatedly is necessary.
- ** FU_EN[1:0] should be set as 01 before read/write data transfer for bus release; otherwise, SCL will be locked (pull low).
- ※ FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

Slave mode:

01: FU_EN[1:0] should be set as 01 only. The other value is inhibited.

Notice:

- 1. FU_EN[7:6] should be set as 01 before read/write data transfer for bus release; otherwise, SCL will be locked(pull low).
- 2. FU_EN[7:6] should be set as 01 after read/write data transfer for receiving a stop condition from bus master.
- 3. In transmit data mode(slave mode), the output data should be filled into IICRWD before setting FU_EN[7:6] as 01.
- 4. FU_EN[7:6] will be auto-clear by hardware, so setting FU_EN[7:6] repeatedly is necessary.
- ** FU_EN[1:0] should be set as 01 after read/write data transfer for receiving a stop condition from bus master.
- ※ In Transmit data mode(slave mode), the output data should be filled into IICRWD before setting FU0_EN[1:0] as 01.
- FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

 A setting FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

 A setting FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

 A setting FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

 A setting FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

 A setting FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

 A setting FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

 A setting FU0_EN[1:0] will be auto-clear by hardware, so setting FU0_EN[1:0] repeatedly is necessary.

 A setting FU0_EN[1:0] will be auto-clear by hardware.

 A setting FU0_



12. LVI & LVR – Low Voltage Interrupt and Low Voltage Reset

The interrupt vector 63h.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
				LVI	function						
RSTS	Reset status register	A1h	-	LVRLPI NTF	-	-	WDRT F	SWRF	LVRF	PORF	00H
LVC	Low voltage control	E6h	LVI_E N	-	LVRE	-	-	LVS	LVIS	[1:0]	20H

Mnemon	ic: RSTS						Address: A1h		
7	6	5	4	3	2	1	0	Reset	
-	LVRLPI NTF	-	-	WDRTF	SWRF	LVRF	PORF	00H	

LVRLPINTF: "Internal" Low voltage reset flag.

When MCU is reset by LVR_LP_INT, LVRLPINTF flag will be set to one by hardware.

This flag clear by software.

LVRF: Low voltage reset flag.

When MCU is reset by LVR, LVRF flag will be set to one by hardware. This flag clear by software.

Mnemonic: LVC Address: E6												
7	6	5	4	3	2	1	0	Reset				
LVI_EN	-	LVRE	-	-	LVS	LVIS	3[1:0]	20H				

LVI_EN: Low voltage interrupt function enable bit.

LVI_EN = 0 - disable low voltage detect function.

LVI_EN = 1 - enable low voltage detect function.

LVRE: External low voltage reset function enable bit.

LVRE = 0 - disable external low voltage reset function.

LVRE = 1 - enable external low voltage reset function.

LVS: Low Voltage Status (Read only)

0: VDD voltage is more than the LVI voltage level.

1: VDD voltage is less than the LVI voltage level.

LVIS LVI level select:

00: 2.4V

01: 2.6V


10: 3.2V

11: 4.0V



13. Touch Sense Unit

Enable Touch Key Channel 0 · 2 · 4



TKIF is set to high level by hardware.

TKIF is cleared to low level by firmware.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
				Inter	rupt						
IEN2	Interrupt Enable 2 register	9AH	-	-	-	-	IETK	-	EWDT	-	00H
IRCON2	Interrupt request register 2	97H	-	-	-	-	TKIF	-	WDT IF	-	00H
TKEN0	Touch Key Enable 0	93H	TK7E N	TK6E N	TK5E N	TK4E N	TK3E N	TK2E N	TK1E N	TK0EN	00H
TKEN1	Touch Key Enable 1	94H							TK9E N	TK8EN	00H
TKCON	Touch Key Control Reg.	9BH	TK_S TART							00H	
TKSW	Touch Key Switch Reg.	9CH	-	-	-	NSP	VTK[1:0] DTS[1:0]				00H
TKCHN	Touch Key Channel Number Reg.	9DH	-	-	-		Т	KCHN[4	:0]		00H
TKCDL	Touch Key Capture Data Low-byte Reg.	9EH				TKC	D[7:0]				00H
TKCDH	Touch Key Capture Data Hi-byte Reg.	9FH				TKC	D[15:8]				00H
TKSTATU S0	Touch Key Status 0	ввн				TKSTAT	US0[7:0]			00H
TKSTATU S1	Touch Key Status 1	всн	TKSTATUS1[1: 0]					00H			
TKPSSR	Touch Key Samping Rate	BDH	OH TKPSSR[7:0]					07H			
TKWKTRI CNT	Touch Key Trigger Counter	BEH	TKWKTRICNT[7:0]						02H		



Description	SRAM Addr.	Bit-7			Bit-4		Bit-2	Bit-1	Bit-0	Reset
	T	ouch K	ey Thr	eshold	Value F	Registe	rs			
TK0TRIGH	0x00D0				TK0TRI	G[15:8				-
TK0TRIGL	0x00D1				TK0TR	IG[7:0]				-
TK1TRIGH	0x00D2				TK1TR	G[15:8]				-
TK1TRIGL	0x00D3				TK1TR	IG[7:0]				-
TK2TRIGH	0x00D4				TK2TRI	G[15:8]				-
TK2TRIGL	0x00D5				TK2TR	IG[7:0]				-
TK3TRIGH	0x00D6				TK3TRI	G[15:8				-
TK3TRIGL	0x00D7				TK3TR	IG[7:0]				-
TK4TRIGH	0x00D8				TK4TRI	G[15:8]				-
TK4TRIGL	0x00D9				TK4TR	IG[7:0]				-
TK5TRIGH	0x00DA				TK5TRI	G[15:8]				-
TK5TRIGL	0x00DB				TK5TR	IG[7:0]				-
TK6TRIGH	0x00DC				TK6TRI	G[15:8				-
TK6TRIGL	0x00DD				TK6TR	IG[7:0]				-
TK7TRIGH	0x00DE		TK7TRIG[15:8]							-
TK7TRIGL	0x00DF				TK7TR	IG[7:0]				-
TK8TRIGH	0x00E0				TK8TRI	G[15:8]				-
TK8TRIGL	0x00E1				TK8TR	IG[7:0]				-
TK9TRIGH	0x00E2				TK9TRI					-
TK9TRIGL	0x00E3				TK9TR	IG[7:0]				-
		Tou	ch Key	Counte	er Regis	sters				
TK0TRICNT	0x00F0			7	K0TRI	CNT[7:0)]			-
TK1TRICNT	0x00F1			Ī	K1TRI	CNT[7:0)]			-
TK2TRICNT	0x00F2				K2TRI		-			-
TK3TRICNT	0x00F3				rk3tri		-			-
TK4TRICNT	0x00F4				K4TRI		-			-
TK5TRICNT	0x00F5				K5TRI					-
TK6TRICNT	0x00F6				K6TRI					-
TK7TRICNT	0x00F7				K7TRI					-
TK8TRICNT	0x00F8				K8TRI		-			-
TK9TRICNT	0x00F9			7	K9TRI	CNT[7:0)]			-

Mnemoni	Anemonic: IEN2												
7	6	5	4	3	2	1	0	Reset					
-	-	-	-	IETK	-	EWDT	-	00H					

IETK: IETK = 0 - Disable Touch Key interrupt.

IETK = 1 - Enable Touch Key interrupt.

Mnemon	ic:IRCON2						Addre	ess: 97h
7	6	5	4	3	2	1	0	Reset
-	-	-	-	TKIF	-	WDTIF	-	00H

TKIF: Touch Key interrupt flag. Must be cleared by software.



Mnemonic: TKEN0 Address: 93h

7 5 3 2 0 6 1 Reset TK7EN TK6EN TK5EN TK4FN TK3EN TK2FN TK1EN TK0EN H00

TK7EN: Touch key channels 7 enable.

TK7EN = 1 - Enable touch key channel 7

TK6EN: Touch key channels 6 enable.

TK6EN = 1 - Enable touch key channel 6

TK5EN: Touch key channels 5 enable.

TK5EN = 1 - Enable touch key channel 5

TK4EN: Touch key channels 4 enable.

TK4EN = 1 - Enable touch key channel 4

TK3EN: Touch key channels 3 enable.

TK3EN = 1 - Enable touch key channel 3

TK2EN: Touch key channels 2 enable.

TK2EN = 1 - Enable touch key channel 2

TK1EN: Touch key channels 1 enable.

TK1EN = 1 - Enable touch key channel 1

TK0EN: Touch key channels 0 enable.

TK0EN = 1 - Enable touch key channel 0

Mnemonic: TKEN1 Address: 94h

7	6	5	4	3	2	1	0	Reset
-	-	-	-	-	-	TK9EN	TK8EN	00H

TK9EN: Touch key channels 9 enable.

TK9EN = 1 - Enable touch key channel 9

TK8EN: Touch key channels 8 enable.

TK8EN = 1 – Enable touch key channel 8

Mnemonic: TKCON Address: 9BH

7	6	5	4	3	2	1	0	Reset
TK_ START	TK_PS	-	-		IK SPE	EED[3:0]		00H

TK START: 0 = The touch key will disable.

1 = The touch key will enable.

TK_PS: This register is select input clock for the touch key counter.

0- Input clock=32MHz

1 - Input clock=16MHz

TK SPEED[3:0]: This register is select the charging speed of touch sensor.

TK_SPEED="0000" Charge Level 0 (fastest)

TK SPEED="0001" Charge Level 1

TK_SPEED="1111" Charge Level 15 (slowest)



Mnemonic	: TKSW						Ad	dress: 9CH
7	6	5	4	3	2	1	0	Reset
-	-	-	NSP	VTK	[1:0]	DTS	S[1:0]	00H

NSP: Port status of TK that currently have not been scanned (starting TK)

0-Floating.

1—Determined by the GPIO port setting.

VTK[1:0]: Touch the module voltage selection.

VTK[1:0]	Power Select	VDD working range
00	MCU VDD	2.4V ~ 5.5V
01	TK LDO	2.4V~ 5.5V
10	TK LDO	3.2V~ 5.5V
11	MCU VDD	2.4V ~ 5.5V

DTS[1:0]: Discharge time selection.

00-30*62.5ns

01 - 60*62.5ns

10-90*62.5ns

11-105*62.5ns

Mnemo	nic: TKCI	HN					Addre	ss: 9Dh
7	6	5	4	3	2	1	0	Reset
-	-	-		T	KCHN[4:0	0]		00H

TKCHN[4:0]: This register indicates the counter scanning channels (Read only).

Mnemo	nic: TKCI	DL					Addre	ess: 9Eh
7	6	5	4	3	2	1	0	Reset
	TKCD[7:0]							00H

TKCD[7:0]: This register for 16 bits counter low byte contents (Read only).

Mnemo	nic: TKCI	DH					Addre	ess: 9Fh
7	6	5	4	3	2	1	0	Reset
	TKCD[15:8]							00H

TKCD[15:8]: This register for 16 bits counter high byte contents (Read only).

Mnemo	nic: TKSī	TATUS0					Addres	ss: BBh
7	6	5	4	3	2	1	0	Reset
			TKSTAT	TUS0[7:0]				00H

TKSTATUS0[7:0]: Record touch key channel 0~7status.



Mnemonic: TKSTATUS1 Address:									
7	6	5	4	3	2	1	0	Reset	
-	-	-	-	-	-	TKSTAT	US1[1:0]	00H	

TKSTATUS1[1:0]: Record touch key channel 8~9status.

Mnemonic	: TKPSSF	₹					Add	ress: BDh
7	6	5	4	3	2	1	0	Reset
			TKPS	SR [7:0]				07H

TKPSSR [7:0]: This setting is for the sampling rate of the touch key in power saving mode. Sampling Rate=20KHz/[256*(TKPSSR [7:0]+1)]

Mnemonic:	TKWKT	RICNT					Add	lress: BEh
7	6	5	4	3	2	1	0	Reset
			TKWKTR	ICNT [7:0]				02H

TKWKTRICNT [7:0]: This setting is for wake-up after the touch key reaches the trigger value in power saving mode.

Mnemonic:	TKxTR	RIGH · TKx	TRIGL		Ind	lirect Addr	ess: 0x00l	D0~0x00E3		
7	6	5	4	3	2	1	0	Reset		
		-								
	TKxTRIG[7:0]									

TKxTRIG [15:0]: This setting the touch key trigger value.

Mnemonic:	TKxTR	CICNT		Inc	Indirect Address: 0x00F0~0x00F9					
7	6	5	4	3	2	1	0	Reset		
			TKxTRI	ONT [7:0]				-		

TKxTRICNT [7:0]: This records the number of triggers.



14. In-System Programming (Internal ISP)

The OB38A04T1 can generate ROM control signal by internal hardware circuit. Users utilize control register, address register and data register to perform the ISP function without removing the OB38A04T1 from the system. The OB38A04T1 provides internal ROM control signals which can do program /protect functions. User need to design and use any kind of interface which OB38A04T1 can input data. User then utilize ISP service program to perform the program /protect functions.

14.1 ISP service program

The ISP service program is a user developed firmware program which resides in the ISP service program space. After user developed the ISP service program, user then determine the size of the ISP service program. User need to program the ISP service program in the OB38A04T1 for the ISP purpose.

The ISP service programs were developed by user so that it should includes any features which relates to the programming function as well as communication protocol between OB38A04T1 and host device which output data to the OB38A04T1. For example, if user utilize UART interface to receive/transmit data between OB38A04T1 and host device, the ISP service program should include baud rate, checksum or parity check or any error-checking mechanism to avoid data transmission error.

The ISP service program can be initiated under OB38A04T1 active or idle mode. It can not be initiated under power down mode.

14.2 Lock Bit (N)

The Lock Bit N has two functions: one is for service program size configuration and the other is to lock the ISP service program space from program function.

The ISP service program space address range \$1C00 to \$1FFF. It can be divided as blocks of N*128 byte. (N=0 to 8). When N=0 means no ISP function, all of 4KB+1KB programmable ROM can be used as program memory. When N=1 means ISP service program occupies 128 byte while the rest of 7.875K byte programmable ROM can be used as program memory. The maximum ISP service program allowed is 1K byte when N=8. Under such configuration, the usable program memory space is 7K byte.

After N determined, OB38A04T1 will reserve the ISP service program space downward from the top of the program address \$3FFF. The start address of the ISP service program located at \$1x00 while x is depending on the lock bit N. Please see Table 18-1. program memory diagram for this ISP service program space structure.

If the programmable ROM not has been protected, the content of ISP service program still can be read. If the programmable ROM has been protected, the overall content of programmable ROM program memory space including ISP service program space can not be read.

Table 18-1: ISP code area.

N	ISP service program address
0	No ISP service program
1	128 bytes (\$1F80h ~ \$1FFFh)
2	256 bytes (\$1F00h ~ \$1FFFh)
3	384 bytes (\$1E80h ~ \$1FFFh)
4	512 bytes (\$1E00h ~ \$1FFFh)
5	640 K bytes (\$1D80h ~ \$1FFFh)
6	768 K bytes (\$1D00h ~ \$1FFFh)



7	896 K bytes (\$1C80h ~ \$1FFFh)
8	1.0 K bytes (\$1C00h ~ \$1FFFh)

ISP service program configurable in N*128byte (N= 0 ~ 8)

14.3 Program the ISP Service Program

After Lock Bit N is set and ISP service program been programmed, the ISP service program memory will be protected (locked) automatically. The lock bit N has its own program timing. If user needs to erase the locked ISP service program, he can do it by writer only. User can not change ISP service program when OB38A04T1 was in system.

14.4 Initiate ISP Service Program

To initiate the ISP service program is to load the program counter (PC) with start address of ISP service program and execute it. There are four ways to do so:

- (1) Blank reset. Hardware reset with first programmable ROM address blank (\$0000=#FFH) will load the PC with start address of ISP service program. The hardware reset includes MAX810 (power on reset) and external pad reset. The hardware will issue a strobe window about 256us after hardware reset.
- (2) Execute jump instruction can load the start address of the ISP service program to PC.
- (3) Enter's ISP service program by hardware setting. User can force OB38A04T1 enter ISP service program by setting P1.5 "active low" during hardware reset period. The hardware reset includes MAX810 (power on reset) and external pad reset. The hardware will issue after hardware reset. In application system design, user should take care of the setting of P1.6 at reset period to prevent OB38A04T1 from entering ISP service program.
- (4) Enter's ISP service program by hardware setting, the P1.1 or P0.6(RXD) will be detected the two clock signals during hardware reset period. The hardware reset includes MAX810 (power on reset) and external pad reset. The hardware will issue to detect 2 clock signals after hardware reset.

During the strobe window, the hardware will detect the status of P1.5, P1.1 and P0.6. If they meet one of above conditions, chip will switch to ISP mode automatically. After ISP service program executed, user need to reset the OB38A04T1, either by hardware reset or by WDT, or jump to the address \$0000 to re-start the firmware program.

There are 5 kinds of entry mechanisms for user different applications. This entry method will select on the writer or ISP.

(1) First Address Blank. i.e. \$0000 = 0xFF. And triggered by power on reset signal.



- (2) Force entry. And triggered by power on reset signal.
- (3) P1.5 = 0. And triggered by power on reset signal.
- (4) P1.1 input 2 clocks. And triggered by power on reset signal.
- (5) P0.6 input 2 clocks. And triggered by power on reset signal.

14.5 ISP register – TAKEY, IFCON, ISPFAH, ISPFAL, ISPFH, ISPFL and ISPFC

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
ISP function											
TAKEY	Time Access Key register	F7h	7h TAKEY [7:0]							00H	
IFCON	Interface Control register	8Fh	-	CDPR	-	-	-	-	-	ISPE	00H
ISPFAH	ISP Address – High register	E1h	E1h ISPFAH [7:0]							FFH	
ISPFAL	ISP Address – Low register	E2h	E2h ISPFAL [7:0]							FFH	
ISPFDH	ISP Hogh Data register	EBh	h ISPFDH[7:0]						FFH		
ISPFDL	ISP Low Data register	E3h	ISPFDL[7:0]						FFH		
ISPFC	ISP Control register	E4h	EMF1 EMF2 EMF3 EMF4 EMF5 ISPF[2:0]							00H	

 Mnemonic: TAKEY
 Address: F7H

 7
 6
 5
 4
 3
 2
 1
 0
 Reset

 TAKEY [7:0]
 00H

ISP enable bit (ISPE) is read-only by default, software must write three specific values 55h, AAh and 5Ah sequentially to the TAKEY register to enable the ISPE bit write attribute. That is:

MOV TAKEY, #55h MOV TAKEY, #0AAh MOV TAKEY, #5Ah

Mnemonic: IFCON Address: 8										
7	6	5	4	3	2	1	0	Reset		
-	CDPR	-	ı	-	-	-	ISPE	00H		

The bit 0 (ISPE) of IFCON is ISP enable bit. User can enable overall OB38A04T1 ISP function by setting ISPE bit to 1, to disable overall ISP function by set ISPE to 0. The function of ISPE behaves like a security key. User can disable overall ISP function to prevent software program be modified accidentally. ISP registers ISPFAH, ISPFAL, ISPFDH, ISPFDL and ISPFC are read-only by default. Software must be set ISPE bit to 1 to enable these 5 registers write attribute.



Mnemonic: ISPFAHAddress: E1H76543210ResetISPFAH7ISPFAH6ISPFAH5ISPFAH4ISPFAH3ISPFAH2ISPFAH1ISPFAH0FFH

ISPFAH [5:0]: ISP address-high for ISP function

 Mnemonic: ISPFAL
 Address: E2H

 7
 6
 5
 4
 3
 2
 1
 0
 Reset

 ISPFAL7
 ISPFAL6
 ISPFAL5
 ISPFAL4
 ISPFAL3
 ISPFAL2
 ISPFAL1
 ISPFAL0
 FFH

ISPFAL [7:0]: ISP address-Low for ISP function

The ISPFAH & ISPFAL provide the 16-bit memory address for ISP function. The memory address should not include the ISP service program space address. If the memory address indicated by ISPFAH & ISPFAL registers overlay with the ISP service program space address, the program of ISP function executed thereafter will have no effect.

 Mnemonic: ISPFDH
 Address: EBH

 7
 6
 5
 4
 3
 2
 1
 0
 Reset

 ISPFDH7
 ISPFDH6
 ISPFDH5
 ISPFDH4
 ISPFDH3
 ISPFDH2
 ISPFDH1
 ISPFDH0
 FFH

ISPFDH [7:0]: ISP data for ISP function.

The ISPFDH provide the 8-bit data register for ISP function.

 Mnemonic: ISPFDL
 Address: E3H

 7
 6
 5
 4
 3
 2
 1
 0
 Reset

 ISPFDL7
 ISPFDL6
 ISPFDL5
 ISPFDL4
 ISPFDL3
 ISPFDL2
 ISPFDL1
 ISPFDL0
 FFH

ISPFDL [7:0]: ISP data for ISP function.

The ISPFDL provide the 8-bit data register for ISP function.

 Mnemonic: ISPFC
 Address: E4H

 7
 6
 5
 4
 3
 2
 1
 0
 Reset

 EMF1
 EMF2
 EMF3
 EMF4
 EMF5
 ISPF[2:0]
 00H

EMF1: Entry mechanism (1) flag, clear by reset. (Read only)

EMF2: Entry mechanism (2) flag, clear by reset. (Read only)

EMF3: Entry mechanism (3) flag, clear by reset. (Read only)

EMF4: Entry mechanism (4) flag, clear by reset. (Read only)

©On-Bright Electronics

Confidential



EMF5: Entry mechanism (5) flag, clear by reset. (Read only)

ISPF [2:0]: ISP function select bit.

ISPF[2:0]	ISP function				
000	1-byte program ROM				
001	2-byte program ROM				
010	Chip protect				
011	Write EEPROM				
100	Read EEPROM				
101	Write option				
110	Read option				
111	reserved				

The choice ISP function will start to execute once the software write data to ISPFC register.

To perform byte program ISP function, user need to specify ROM address at first.

ISPF[2:0]=000 (1-byte program ROM)

EX1: ISP service program to do the 1-byte program ROM - to program #22H to the address \$0F04H

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function

MOV ISPFAH, #0FH ; set address-high, 0FH

MOV ISPFAL, #04H ; set address-low, 04H

MOV ISPFDL, #22H ; set data to be programmed, data = 22H

MOV ISPFC, #00H ; start to program #22H to the address \$0F04H

ISPF[2:0]=000 (1-byte program ROM)

EX2: ISP service program to do the 1-byte program ROM - to program #33H to the address \$0F05H

MOV TAKEY, #55h MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function

MOV ISPFAH, #0FH ; set address-high, 0FH

MOV ISPFAL, #05H ; set address-low, 05H

MOV ISPFDL, #33H ; set data to be programmed, data = 33H

MOV ISPFC, #00H ; start to program #33H to the address \$0F05H



ISPF[2:0]=001 (2-byte program ROM)

EX3: ISP service program to do the 2-byte program ROM - to program #3322H to the address \$0F04H

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function

MOV ISPFAH, #0FH ; set address-high, 0FH

MOV ISPFAL, #04H ; set address-low, 04H

MOV ISPFDL, #22H ; set data to be programmed, data = 22H MOV ISPFDH, #33H ; set data to be programmed, data = 33H

MOV ISPFC, #01H ; start to program #3322H to the address \$0F04H

ISPF[2:0]=011 (EEPROM write)

EX4: ISP service program to do the EEPROM write - to program #22H to the address \$0004H

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function

MOV ISPFAH, #00H ; set address-high, 00H

MOV ISPFAL, #04H ; set address-low, 04H

MOV ISPFDL, #22H ; set data to be programmed, data = 22H

MOV ISPFC, #03H ; start to program #22H to the EEPROM address \$0004H

ISPF[2:0]=011 (EEPROM write)

EX5: ISP service program to do the EEPROM write - to program #33H to the address \$0005H

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function

MOV ISPFAH, #00H ; set address-high, 00H

MOV ISPFAL, #05H ; set address-low, 05H

MOV ISPFDL, #33H ; set data to be programmed, data = 33H

MOV ISPFC, #03H ; start to program #33H to the EEPROM address \$0005H



ISPF[2:0]=100 (EEPROM read)

EX6: ISP service program to do the EEPROM read - to read EEPROM program the address \$0004H

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function

MOV ISPFAH, #00H ; set address-high, 00H

MOV ISPFAL, #04H ; set address-low, 04H

MOV ISPFC, #04H ; start to program read the EEPROM address \$0004H to ISPFDL

MOV A, ISPFDL ; read ISPFDL and store it in Accumulator

ISPF[2:0]=101 (write option)

EX7: ISP service program to do the write option - to program #22H to the address \$0004H

MOV TAKEY, #55h MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function

MOV ISPFAH, #00H ; set address-high, 00H

MOV ISPFAL, #04H ; set address-low, 04H

MOV ISPFDL, #22H ; set data to be programmed, data = 22H

MOV ISPFC, #05H ; start to program #22H to the address \$0004H

ISPF[2:0]=101 (write option)

EX8: ISP service program to do the write option - to program #33H to the address \$0005H

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function

MOV ISPFAH, #00H ; set address-high, 00H

MOV ISPFAL, #05H ; set address-low, 05H

MOV ISPFDL, #33H ; set data to be programmed, data = 33H

MOV ISPFC, #05H ; start to program #33H to the address \$0005H



ISPF[2:0]=110 (read option)

EX9: ISP service program to do the option read - to read option program the address \$0004H

MOV TAKEY, #55h

MOV TAKEY, #AAh

MOV TAKEY, #5Ah ; enable ISPE write attribute

MOV IFCON, #01H ; enable ISP function
MOV ISPFAH, #00H ; set address-high, 00H

MOV ISPFAL, #04H ; set address-low, 04H

MOV ISPFC, #06H ; start to program read the option address \$0004H to ISPFDL

MOV A, ISPFDL ; read ISPFDL and store it in Accumulator

EX10: ISP service program to do the read program ROM - to read program ROM the address \$0F04H

CLR A

MOV DPTR,#0F04h ;

MOVC A,@A+DPTR ; read the data of address \$1004 and store it in Accumulator

EX11: ISP service program to do the read program ROM - to read program ROM the address \$0F05H

CLR A

MOV DPTR,#0F05h ;

MOVC A,@A+DPTR ; read the data of address \$0F05 and store it in Accumulator



Operating Conditions

Symbol	I Description		Тур.	Max.	Unit.	Remarks
TA	Operating temperature	-40	25	85	$^{\circ}\!\mathbb{C}$	Ambient temperature under bias
VDD	Supply voltage	2.4	-	5.5	V	

DC Characteristics

TA = -40° C to 85° C, VCC =2.4~ 5.5V

Symbol	Parameter	Valid	Min	Typical	Max	Units	Conditions
VIL	Input Low-voltage	Port 0,1			0.2Vcc	V	
VIH	Input High-voltage	Port 0,1	0.8Vcc			V	-
Vhys1	Hysteresis voltage	Port 0,1		0.2		V	VCC=5V
Vhys2	Hysteresis voltage	I2C		0.4		V	VCC=5V
101.4	Sink Current	P0.0,	20			mA	VOL=0.45V VCC=5V
IOL1	(Open drain)	P1.2, P1.3, P1.4	10			mA	VOL=0.45V VCC=3.3V
101.0	Sink Current	Touch key 10	10			mA	VOL=0.45V VCC=5V
IOL2	(Open drain)	channels	5			mA	VOL=0.45V VCC=3.3V
10114	Source Current (Pull-Up)	Port 0,1	0.3			mA	VOH=4.6V VCC=5V
IOH1			0.09			mA	VOH=2.9V VCC=3.3V
IOH2	Source Current	P0.0,	7			mA	VOH=4.6V VCC=5V
1002	(Push-Pull)	P1.2, P1.3, P1.4	5			mA	VOH=2.9V VCC=3.3V
IOH3	Source Current	Touch key 10	3.5			mA	VOH=4.6V VCC=5V
ЮПЭ	(Push-Pull)	channels	2.5			mA	VOH=2.9V VCC=3.3V
CIO	Pin Capacitance	-	-	-	10	pF	Freq= 1MHz, Ta= 25°℃
			-	5	6	mA	Active mode, IRC=16MHz 25 ℃
ICC	Power Supply Current	VCC=5V	-	4	5	mA	Idle mode, IRC=16MHz 25 ℃
			-	2	5	uA	Power down mode 25 ℃

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by On-Bright manufacturer:

Other Similar products are found below:

M29F040-70K6 718278CB 718620G AT28C256-15PU-ND 444358RB 444362FB BR93C46-WMN7TP 442652G 701986CB
TC58NVG0S3HBAI4 5962-8751413XA TC58BVG0S3HBAI4 TH58NYG3S0HBAI6 CAT25320YIGT-KK CAT25320DWF LE24C162-RE 5962-8751417YA 5962-8751409YA CAT25M01LI-G DS28E11P+ BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3
DS28E25+T DS28EL15Q+T M95320-DFDW6TP DS28E05GB+T AT25320B-SSPDGV-T HE24C64WLCSPD BL24SA128B-CSRC
24FC16T-I/OT 24FC08T-I/OT M24128-BFMN6TP S-24CS04AFM-TFH-U M24C04-FMC5TG M24C16-DRMN3TPK M24C64-DFMN6TP
34AA02-EMS M95080-RMC6TG M95128-DFCS6TP/K M95128-DFDW6TP M95256-DFMN6TP M95320-RDW6TP M95640-RDW6TP
AT17LV010-10CU AT24C01C-SSHM-B AT24C01D-MAHM-T AT24C04D-MAHM-T AT24C04D-SSHM-T AT24C08C-SSHM-B