2 × 6A Digital Dual Output MicroDLynx[™]: Non-Isolated DC-DC Power Modules

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current






RoHS Compliant



Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



Features

- Compliant to RoHS II EU "Directive 2011/65/EU"
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Compliant to REACH Directive (EC) No 1907/2006
- Wide Input voltage range (4.5Vdc-14.4Vdc) on both inputs
- Each Output voltage programmable from 0.6Vdc to 5.5Vdc via external resistor. Digitally adjustable down to 0.51Vdc
- Digital interface through the PMBus^{TM #} protocol
- Tunable LoopTM to optimize dynamic output voltage response
- Power Good signal for each output
- Fixed switching frequency with capability of external synchronization
- 180° Out-of-phase inputs to reduce input ripple
- Output overcurrent protection (non-latching)
- Output Overvoltage protection
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Start up into Pre-biased output
- Cost efficient open frame design
- Small size: 20.32 mm x 11.43 mm x 8.5 mm (0.8 in x 0.45 in x 0.335 in)
- Wide operating temperature range [-40°C to 105°C(Ruggedized: -D), 85°C(Regular)]
- Ruggedized (-D) version able to withstand high levels of shock and vibration
- UL* 60950-1 2nd Ed. Recognized, CSA[†] C22.2 No. 60950-1-07 Certified, and VDE[‡] (EN60950-1 2nd Ed.) Licensed
- ISO** 9001 and ISO 14001 certified manufacturing facilities

Description

The 2 × 6A Digital Dual MicroDlynxTM power modules are non-isolated dc-dc converters that can deliver up to 2 × 6A of output current. These modules operate over a wide range of input voltage ($V_{IN} = 4.5$ Vdc-14.4Vdc) and provide precisely regulated output voltages from 0.51Vdc to 5.5Vdc, programmable via an external resistor and PMBus control. Features include a digital interface using the PMBus protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus interface supports a range of commands to both control and monitor the module. The module also includes the Tunable LoopTM feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

* UL is a registered trademark of Underwriters Laboratories, Inc.

- [‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V. ** ISO is a registered trademark of the International Organization of Standards
- # The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



[†] CSA is a registered trademark of Canadian Standards Association

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

| Parameter | Device | Symbol | Min | Max | Unit |
|--------------------------------------|------------|---------------------------------------|------|-----|------|
| Input Voltage | All | V_{IN1} and V_{IN2} | -0.3 | 15 | V |
| Continuous | | | | | |
| VS+1, VS+2, SMBALERT# | All | | -0.3 | 7 | V |
| CLK, DATA, SYNC, | All | | -0.3 | 3.6 | V |
| Operating Ambient Temperature | All | TA | -40 | 85 | °C |
| (see Thermal Considerations section) | -D Version | TA | -40 | 105 | °C |
| Storage Temperature | All | T _{stg} | -55 | 125 | °C |

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|--|------------------------------|--|-----|-----|------|------------------|
| Operating Input Voltage | All | V _{IN1} and V _{IN2} | 4.5 | _ | 14.4 | Vdc |
| Maximum Input Current | All | l _{IN1,max &} l _{IN2,max} | | | 12 | Adc |
| (V _{IN} =3V to 14.4V, I _O =I _{O, max}) | | | | | | |
| Input No Load Current | V _{0,set} = 0.6 Vdc | I _{IN1,No} load & I _{IN2,No} load | | 40 | | mA |
| $(V_{IN} = 12Vdc, I_0 = 0, module enabled)$ | V _{0,set} = 5.5Vdc | I _{IN,1No load} & I _{IN2,No load} | | 140 | | mA |
| Input Stand-by Current (V _{IN} = 12Vdc, module disabled) | All | I _{IN1,stand-by} & I _{IN2,stand-by} | | 14 | | mA |
| Inrush Transient | All | $I_1^2 t \& I_2^2 t$ | | | 1 | A ² s |
| Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1µH source impedance; V _{IN} =4.5 to 14V, $I_0 = I_{0max}$; See Test Configurations) | All | Both Inputs | | 25 | | mAp-p |
| Input Ripple Rejection (120Hz) | All | Both Inputs | | -68 | | dB |

Electrical Specifications (continued)

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|--|--------|--|-------|------------------|-------|-----------------------------|
| Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage) | All | VO1, set & VO2, set | -1.0 | | +1.0 | % VO, set |
| Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life) | All | Vo1, set & VO2, set | -3.0 | _ | +3.0 | % VO, set |
| Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section) *0.51V possible through PMBus command | All | VO1 & VO2 | 0.6* | | 5.5 | Vdc |
| PMBus Adjustable Output Voltage Range | All | V ₀₁ ,adj, V ₀₂ ,adj | -15 | 0 | +10 | $%V_{O,set}$ |
| PMBus Output Voltage Adjustment Step Size | All | Both outputs | 0.4 | | | %V _{O,set} |
| Remote Sense Range | All | Both outputs | | | 0.5 | Vdc |
| Output Regulation (for $V_0 \ge 2.5 Vdc$) | | Both Outputs | | | | |
| Line (V_{IN}=V_{IN, min} to V_{IN, max}) | All | Both Outputs | | | +0.4 | % V _{O, set} |
| Load (I ₀ =I _{0, min} to I _{0, max}) | All | Both Outputs | | | 10 | mV |
| Output Regulation (for $V_0 < 2.5$ Vdc) | | | | | | |
| Line (V _{IN} =V _{IN, min} to V _{IN, max}) | All | Both Outputs | | | 5 | mV |
| Load (I ₀ =I _{0, min} to I _{0, max}) | All | Both Outputs | | | 10 | mV |
| Temperature (T _{ref} =T _{A, min} to T _{A, max}) | All | Both Outputs | | | 0.4 | % V _{O, set} |
| Input Noise on nominal output at 25°C (VIN=VIN, nom and IO=IO, min to IO, max Cin = 2x1x4.7nF(or equiv.) + 2x2x22uFceramic + 2x470uFelectrolytic Peak-to-Peak (Full Bandwidth) | All | Both Inputs | | 360 | | mVpk-pk |
| Output Ripple and Noise on nominal output at 25°C | | | | | | |
| $(V_{IN}=V_{IN,nom} \text{ and } I_0=I_{0,min} \text{ to } I_{0,max} \text{ Co} = 2\times4.7 \text{nF} + 2\times47 \text{uF} \text{ per output})$ | | | | | | |
| Peak-to-Peak (5Hz to 20MHz bandwidth) | All | | | 50 | | mV _{pk-pk} |
| RMS (5Hz to 20MHz bandwidth) | All | | | 30 | | mV _{rms} |
| Output Ripple and Noise on nominal output at 25°C (VIN=VIN, nom and IO=IO, min to IO, max Co = 2x4.7nF (or equiv) + 2x47uF per output) Peak-to-Peak (Full bandwidth)(Vo≤1.2Vo) Peak-to-Peak (Full bandwidth)(Vo>1.2Vo) RMS (Full bandwidth) | All | Both Outputs Both Outputs Both Outputs | | 30 3%Vo 30 | | mVpk-pk mVpk-pk mVrms |
| External Capacitance ¹ | All | Both Outputs | | | | 11111115 |
| Without the Tunable Loop™ | | | | | | |
| ESR≥1mΩ | All | C _{0, max} | 1×47 | | 2×47 | μF |
| With the Tunable Loop™ | 7.01 | 00,110 | 10.17 | | EX II | P1 |
| ESR $\ge 0.15 \text{ m}\Omega$ | All | C _{O, max} | | | 1000 | μF |
| $ESR \ge 10 \text{ m}\Omega$ | All | | | | 5000 | μr μF |
| Output Current (in either sink or source mode) | All | C _{O, max} | 0 | | | |
| • | All | lo | 0 | | 6 x 2 | Adc |
| Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode) | All | I _{O, lim} | | 150 | | % l _{o,max} |
| Output Short-Circuit Current | All | I _{01, s/c} , I _{01, s/c} | | 5 | | Arms |
| (V₀≤250mV) (Hiccup Mode) | | | | | | |

¹ External capacitors may require using the new Tunable Loop[™] feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop[™] section for details.

Electrical Specifications (continued)

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|--|------------------------------|-----------------|-----|------|-----|------|
| Efficiency | V _{0,set} = 0.6Vdc | η 1, η 2 | | 79.3 | | % |
| V _{IN} =12Vdc, T _A =25°C | V _{0, set} = 1.2Vdc | η 1, η 2 | | 87.3 | | % |
| Io=Io, max , Vo= Vo,set | V _{0,set} = 1.8Vdc | η 1, η 2 | | 90.3 | | % |
| | V _{0,set} = 2.5Vdc | η 1, η 2 | | 92.1 | | % |
| | $V_{O, set} = 3.3 Vdc$ | η 1, η 2 | | 93.3 | | % |
| | V _{0,set} = 5.0Vdc | η 1, η 2 | | 94.8 | | % |
| Switching Frequency | All | f _{sw} | | 500 | | kHz |
| Frequency Synchronization | All | | | | | |
| Synch Frequency (2 x f _{switch}) | | | | 1000 | | kHz |
| Synchronization Frequency Range | All | | -5% | | +5% | |
| High-Level Input Voltage | All | VIH | 2.0 | | | V |
| Low-Level Input Voltage | All | VIL | | | 0.4 | V |
| Minimum Pulse Width, SYNC | All | tSYNC | 100 | | | ns |
| Maximum SYNC rise time | All | tSYNC_SH | | | 100 | ns |

General Specifications

| Parameter | Device | Min | Тур | Max | Unit |
|---|--------|-----|------------|-----|---------|
| Calculated MTBF (I ₀ =0.8I _{0, max} , T _A =40°C) Telecordia Issue 3 Method I Case 3 | All | | 87,926,219 | | Hours |
| Weight | | | 4.5 (0.16) | | g (oz.) |

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|---|--------|------------------|------|-----|----------------------|------|
| On/Off Signal Interface | | | | | | |
| (V_{IN}=V_{IN,min} to $V_{IN,max}$; open collector or equivalent, | | | | | | |
| Signal referenced to GND) | | | | | | |
| Device Code with no suffix – Negative Logic (See Ordering Information) | | | | | | |
| (On/OFF pin is open collector/drain logic input with | | | | | | |
| external pull-up resistor; signal referenced to GND) | | | | | | |
| Logic High (Module OFF) | | | | | | |
| Input High Current | All | Іін1, Іін2 | _ | - | 1 | mA |
| Input High Voltage | All | VIH1, VIH2 | 2 | - | V _{IN, max} | Vdc |
| Logic Low (Module ON) | | | | | | |
| Input low Current | All | IIL1, IIL2 | _ | - | 20 | μΑ |
| Input Low Voltage | All | VIL1, VIL2 | -0.2 | - | 0.6 | Vdc |
| Turn-On Delay and Rise Times | | | | | | |
| (V_{IN}=V_{IN, nom,} I_0=I_{0, max}, V_0 to within ±1% of steady state) | | | | | | |
| Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{\rm IN}$ = $V_{\rm IN,min}$ until Vo = 10% of Vo, set) | All | Tdelay1, Tdelay2 | _ | 2 | _ | msec |

Feature Specifications (cont.)

GE

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|--|--------|---------------------|------|--------|------|-----------------------|
| Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until $V_0 = 10\%$ of $V_{0, set}$) | All | Tdelay1, Tdelay2 | _ | 800 | - | µsec |
| Output voltage Rise time (time for Vo to rise from 10% of Vo, set to 90% of Vo, set) | All | Trise1, Trise2 | - | 6 | - | msec |
| Output voltage overshoot ($T_A = 25^{\circ}C$ $V_{IN} = V_{IN, min}$ to $V_{IN, max}$, $I_0 = I_{0, min}$ to $I_{0, max}$) With or without maximum external capacitance | | Both Outputs | | | 3.0 | % V _{O, set} |
| Over Temperature Protection (See Thermal Considerations section) | All | T _{ref} | | 120 | | °C |
| PMBus Over Temperature Warning Threshold* | All | Twarn | | 115 | | °C |
| Input Undervoltage Lockout | | | | | | |
| Turn-on Threshold | All | Both Inputs | | | 4.5 | Vdc |
| Turn-off Threshold | All | Both Inputs | | | 4.25 | Vdc |
| Hysteresis | All | Both Inputs | 0.15 | 0.2 | | Vdc |
| PMBus Adjustable Input Under Voltage Lockout Thresholds | All | Both Inputs | 4 | | 14 | Vdc |
| Resolution of Adjustable Input Under Voltage Threshold | All | Both Inputs | | | 250 | mV |
| PGOOD (Power Good) | | | | | | |
| Signal Interface Open Drain, $V_{supply} \leq 5VDC$ | | | | | | |
| Overvoltage threshold for PGOOD ON | All | Both Outputs | | 108.33 | | %V _{O, set} |
| Overvoltage threshold for PGOOD OFF | All | Both Outputs | | 112.5 | | %V _{O, set} |
| Undervoltage threshold for PGOOD ON | All | Both Outputs | | 91.67 | | %V _{O, set} |
| Undervoltage threshold for PGOOD OFF | All | Both Outputs | | 87.5 | | %V _{O, set} |
| Pulldown resistance of PGOOD pin | All | Both Outputs | | 40 | 70 | Ω |
| Sink current capability into PGOOD pin | All | Both Outputs | | | 5 | mA |

* Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning


Digital Interface Specifications


Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.


| Parameter | Conditions | Symbol | Min | Тур | Max | Unit |
|---|-------------------------------|------------------------|-------|-----|-----|------|
| PMBus Signal Interface Characteristics | | | | | | |
| Input High Voltage (CLK, DATA) | | Vih | 2.1 | | | V |
| Input Low Voltage (CLK, DATA) | | VIL | | | 0.8 | V |
| Input high level current (CLK, DATA) | | Ін | -10 | | 10 | μA |
| Input low level current (CLK, DATA) | | l _{iL} | -10 | | 10 | mA |
| Output Low Voltage (CLK, DATA, SMBALERT#) | Iout=2mA | Vol | | | 0.4 | V |
| Output high level open drain leakage current (DATA, SMBALERT#) | V _{OUT} =3.6V | Іон | 0 | | 10 | μA |
| Pin capacitance | | Co | | 0 | 1 | pF |
| PMBus Operating frequency range | Slave Mode | Fрмв | 10 | | 400 | kHz |
| Data hold time | Receive Mode Transmit Mode | thd:dat | 0 300 | | | ns |
| Data setup time | | tsu:dat | 250 | | | ns |
| Measurement System Characteristics | | | | | | |
| Output current measurement range | | I _{RNG} | 0 | | 9 | А |
| Output current measurement gain accuracy (at 25°C) | | IACC | | | ±1 | А |
| V _{OUT} measurement range | | V _{OUT} (rng) | 0.5 | | 5.8 | V |
| V _{out} measurement accuracy | | | -2 | | 2 | % |

Characteristic Curves

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx[™] at 0.6Vo and 25°C.







TIME, t (1µs/div)

Figure 3. Typical output ripple and noise (Co= $2\times4.7nF+2\times47uF$ ceramic, VIN = 12V, Io = Io1,max, Io2,max,).



TIME, t (2ms/div)

Figure 5. Typical Start-up Using On/Off Voltage (Vin=12V, Io = lo1,max, lo2,max,).





Figure 2. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 4. Transient Response to Dynamic Load Change from 50% to 100% on one output at 12Vin, Cout=3x47uF+3x330uF, CTune=12nF, RTune=300 Ω






Figure 6. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_0 = I_{01,max}$, $I_{02,max}$,).

Characteristic Curves

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx[™] at 1.2Vo and 25°C.








TIME, t (1µs/div)

Figure 9. Typical output ripple and noise (C₀= $2\times4.7nF+2\times47uF$ ceramic, V_{IN} = 12V, I₀ = I_{01,max}, I_{02,max}).



TIME, t (2ms/div)

Figure 1. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_0 = I_{01,max}$, $I_{02,max}$).




Figure 8. Derating Output Current versus Ambient Temperature and Airflow.







Figure 10. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 3x47uF + 2x330uF, CTune = 2700pF & RTune = 300Ω



TIME, t (2ms/div)

Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).

Characteristic Curves

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx[™] at 1.8Vo and 25°C.





Figure 13. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 15. Typical output ripple and noise (Co= $2\times4.7nF+2\times47uF$ ceramic, VIN = 12V, Io = Io1,max, Io2,max).




Figure 17. Typical Start-up Using On/Off Voltage (VIN = 12V, Io = Io1,max, Io2,max).





Figure 14. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 16. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 3x47uF+1x330uF, CTune = 1800pF & RTune = 300Ω




Figure 18. Typical Start-up Using Input Voltage (Vin = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).

Characteristic Curves

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx[™] at 2.5Vo and 25°C.






Figure 19. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 21. Typical output ripple and noise (Co= 2x4.7nF+2x47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max).



TIME, t (2ms/div)

Figure 23. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}, I_{02,max}$).






Figure 20. Derating Output Current versus Ambient Temperature and Airflow.




TIME, t (20µs /div)

Figure 22. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 2x47uF + 1x330uF, CTune = 1500pF & RTune = 300Ω



TIME, t (2ms/div)



Characteristic Curves

GE

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx[™] at 3.3Vo and 25°C.






Figure 25. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 27. Typical output ripple and noise (Co= 2x4.7nF+2x47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max).



TIME, t (2ms/div)

Figure 29. Typical Start-up Using On/Off Voltage (V $_{\rm IN}$ = 12V, $I_{\rm o}$ = $I_{\rm o1,max},$ $I_{\rm o2,max}$).






Figure 26. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 28 Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 2x47uF+1x330uF, CTune = 1200pF & RTune = 300Ω



TIME, t (2ms/div)

Figure 30. Typical Start-up Using Input Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).

Characteristic Curves

The following figures provide typical characteristics for the 2 × 6A Digital Dual MicroDlynx[™] at 5Vo and 25°C.






Figure 31. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 33. Typical output ripple and noise ($C_0 = 2 \times 4.7 nF + 2 \times 47 uF$ ceramic, $V_{IN} = 12V$, $I_0 = I_{01,max}$, $I_{02,max}$).



TIME, t (2ms/div)

Figure 35. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_0 = I_{01,max}$, $I_{02,max}$).







Figure 32. Derating Output Current versus Ambient Temperature and Airflow.









TIME, t (2ms/div)

Figure 36. Typical Start-up Using Input Voltage (ViN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).

Design Considerations

Input Filtering

GE

The2 × 6A Digital Dual MicroDlynxTM module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at2 x 6A of load current with 2x22 μF or 4x22 μF ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with 2x22 μF or 4x22 μF ceramic capacitors at the input (2 x 6A load). Input voltage is 12V. Scope BW: 20MHz

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with $0.1 \,\mu\text{F}$ ceramic and $22 \,\mu\text{F}$ ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various Vo and a full load current of $2 \times 6A$. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable LoopTM feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with total external 4x47 μF or 6x47 μF ceramic capacitors at the output (2 x 6A load). Input voltage is 12V. Scope BW: 20MHz

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL 60950-1 2nd, CSA C22.2 No. 60950-1-07, DIN EN 60950-1:2006 + A11 (VDE0805 Teil 1 + A11):2009-11; EN 60950-1:2006 + A11:2009-03.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fast-acting fuse with a maximum rating of 15 A in the positive input lead.

2 × 6A Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.


Analog On/Off


The2 × 6A Digital Dual MicroDlynx[™] power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.


For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor is in the OFF state, the internal transistor Q1 is turned ON, and the internal PWM Enable# signal(normally low) is pulled low causing the module to be ON. When ext. transistor is turned ON, the On/Off pin is pulled low, and the internal PWM Enable# signal(normally low) is pulled high and the module is OFF. For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. When external transistor is in the OFF state, the On/Off pin is pulled high, transistor Q1 is turned ON and the internal PWM Enable signal is pulled low and the module is OFF. To turn the module ON, the external transistor is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the PWM Enable pin going high and the module turns ON

Digital On/Off


Please see the Digital Feature Descriptions section.
















Figure 40. Circuit configuration for using negative On/Off logic.

2 × 6A Digital Dual MicroDlynx[™]: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output on either or both outputs as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The output voltage of each output of the module can be programmable to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the 2 Trims and SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 1. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. If the module can operate at 14.4V below 1V then that is preferable over the existing upper curve. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 4.5V.





Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution – Do not connect SIG_GND to GND elsewhere in the layout

Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, each output of the module will be 0.6Vdc.To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, should be as per the following equation:

$$Rtrim = \left[\frac{12}{(Vo - 0.6)}\right] k\Omega$$

Rtrim is the external resistor in $k\Omega$

Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

| N 11 11 | 0 (100) |
|--------------------|------------|
| V0, set (V) | Rtrim (KΩ) |
| 0.6 | Open |
| 0.9 | 40 |
| 1.0 | 30 |
| 1.2 | 20 |
| 1.5 | 13.33 |
| 1.8 | 10 |
| 2.5 | 6.316 |
| 3.3 | 4.444 |
| 5.0 | 2.727 |

Table 1

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense


The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-) for each of the 2 outputs. The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V. If there is an inductor being used on the module output, then the tunable loop feature of the module should be used to ensure module stability with the proposed sense point location. If the simulation tools and loop feature of the module are not being used, then the remote sense should always be connected before the inductor. The sense trace should also be kept away from potentially noisy areas of the board

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, R_{margin-up}, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R_{margin-down}, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.gecriticalpower.com under the Downloads section, also calculates the values of R_{margin-up} and R_{margin-down} for a specific output voltage and %

2 × 6A Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

margin. Please consult your local GE technical representative for additional details.






Figure 43. Circuit Configuration for margining Output voltage.

Digital Output Voltage Margining

Please see the Digital Feature Descriptions section.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry on both outputs and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of $135^{\circ}C(typ)$ is exceeded at the thermal reference point T_{ref} . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module should free run at the default switching frequency. **If synchronization is not being used, connect the SYNC pin to GND**.




Figure 45. External source connections to synchronize switching frequency of the module.

Measuring Output Current, Output Voltage and Temperature

Please see the Digital Feature Descriptions section.

Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable LoopTM.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response.

2 × 6A Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

Larger values of external capacitance could also cause the module to become unstable.

The Tunable LoopTM allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable LoopTM is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 47. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 47. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Table 2. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module. In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 3A to 6A step change (50% of full load), with an input voltage of 12V.

Please contact your GE technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for Vin=12V and various external ceramic capacitor combinations.

| Со | 2x47μF | 4x47μF | 6x47μF | 10x47µF | 20x47µF |
|-------------------|--------|--------|--------|---------|---------|
| R _{TUNE} | 300 | 300 | 300 | 300 | 300 |
| C _{TUNE} | 220pF | 1000pF | 1500pF | 2700pF | 3900pF |

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of Vout for a 6A step load with Vin=12V.

| Vo | 5V | 3.3V | 2.5V | 1.8V | 1.2V | 0.6V |
|-------|--------|---------------------------------|---------|-----------|--------------------------------|--------------------------------|
| Co | 4x47µF | 2x47μF + 330μF Polymer | 1×330µF | 1.7220.10 | 3x47µF + 2x330µF Polymer | 3x47µF + 3x330µF Polymer |
| RTUNE | 300 | 300 | 300 | 300 | 300 | 300 |
| CTUNE | 470pF | 1500pF | 1500pF | 1800pF | 2700pF | 12nF |
| ΔV | 69mV | 31mV | 30mV | 27mV | 18mV | 9mV |

Note: The capacitors used in the Tunable Loop tables are 47 μ F/2 m Ω ESR ceramic and 330 μ F/9 m Ω ESR polymer capacitors.

GF

2 × 6A Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

Digital Feature Descriptions

PMBus Interface Capability

The 2 × 6A Digital Dual MicroDlynx[™] power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from <u>www.pmbus.org</u>. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to SIG_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Table 4

| Digit | Resistor Value (KΩ) |
|-------|---------------------|
| 0 | 11 |
| 1 | 18.7 |
| 2 | 27.4 |
| 3 | 38.3 |
| 4 | 53.6 |
| 5 | 82.5 |
| 6 | 127 |
| 7 | 187 |

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, smbus.org.




Figure 48. Circuit showing connection of resistors used to set the PMBus address of the module.

PAGE

Both the outputs of the module can be configured, controlled and monitored through only one physical address

| Format | Unsigned Binary | | | | | | | |
|------------------|-----------------|---|---|---|---|---|---|-----|
| Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access | r/w | r | r | r | r | r | r | r/w |
| Function | PA | Х | Х | Х | Х | Х | Х | P0 |
| Default Value | 0 | Х | Х | Х | Х | Х | Х | 0 |

PAGE Command Truth Table

| PA | P0 | Logic Results |
|----|----|------------------------------------|
| 0 | 0 | All Commands address first output |
| 0 | 1 | All Commands address second output |
| 1 | 0 | Illegal input, Ignore write |
| 1 | 1 | All Commands address both outputs |

If PAGE=11, then any read commands affect the first channel. Any value to ready-only registers is ignored.

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

- 0 : Output is disabled
- 1 : Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

| Bit Position | 4 | 3 | 2 | 1 | 0 |
|---------------|-----|-----|-----|-----|-----|
| Access | r/w | r/w | r/w | r | r |
| Function | PU | CMD | CPR | POL | CPA |
| Default Value | 1 | 0 | 1 | 1 | 0 |

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

| Bit Value | Action |
|-----------|---|
| 0 | Module powers up any time power is present regardless of state of the analog ON/OFF pin |
| 1 | Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register. |

CMD: The CMD bit controls how the device responds to the OPERATION command.

| Bit Value | Action |
|-----------|---|
| 0 | Module ignores the ON bit in the OPERATION command |
| 1 | Module responds to the ON bit in the OPERATION command |

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

| Bit Value | Action |
|-----------|--|
| 0 | Module ignores the analog ON/OFF pin, i.e. ON/OFF is only controlled through the PMBUS via the OPERATION command |
| 1 | Module requires the analog ON/OFF pin to be asserted to start the unit |

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

| Rise Time | Exponent | Mantissa |
|-----------|----------|-------------|
| 600µs | 11100 | 0000001010 |
| 900µs | 11100 | 0000001110 |
| 1.2ms | 11100 | 00000010011 |
| 1.8ms | 11100 | 00000011101 |
| 2.7ms | 11100 | 00000101011 |
| 4.2ms | 11100 | 00001000011 |
| 6.0ms | 11100 | 00001100000 |
| 9.0ms | 11100 | 00010010000 |

Table 5

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by RTrim and a 20k Ω upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage V_{REF} shall be nominally set at 600mV, and the output regulation voltage is then given by

$$V_{OUT.1} = \left[\frac{20000 + RTrim1}{RTrim1}\right] \times V_{REF}$$
$$V_{OUT.2} = \left[\frac{20000 + RTrim2}{RTrim2}\right] \times V_{REF}$$

Hence the module output voltages shall be dependent on the value of RTrim1 and Rtrim2 which are connected external to the module.

1

2 × 6A Digital Dual MicroDlynx™: Non-Isolated DC-DC Power Modules

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the "Linear" format and two bytes. The exponent is fixed at –9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Permissible values range from -120mV to +60mV

When PMBus commands are used to trim or margin the output voltage, the value of V_{REF} is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module can be adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at -9 (decimal). The value of the offset voltage shall be given by

$V_{REF(offset)} = VREF _TRIM \times 2^{-9}$

This offset voltage shall be added to the voltage set through the divider ratio and nominal V_{REF} to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

• The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8Vo requires a 0.33x20mV = 6.6mV change in the reference voltage.
- Vref(offset) = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- Vref(offset) = Vref_Trim x 2 -9
- Vref_Trim = Vref(offset) x 512
- V_{ref_Trim} = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer

Output Voltage Margining Using the PMBus

Each output of the module can also have its output voltage margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH shall set the margin high voltage, while the command STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands shall use the "Linear" mode with the exponent fixed at –9 (decimal). Two bytes shall be used for the mantissa with the upper bit [7] of the high byte shall be fixed at 0. The actual margined output voltage shall be a combination of the

STEP_VREF_MARGIN_HIGH or STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net

permissible voltage range change shall be -30% to +10% for the margin high command and -20% to 0% for the margin low command

$V_{REF(MH)} =$

$(STEP_VREF_MARGIN_HIGH+VREF_TRIM) \times 2^{-9}$ Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo). • The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2Vo requires a 0.5x100mV = 50mV change in the reference voltage.
- V_{REF(MH)} = (50)/1000 = 0.05 Volts
- VREF(MH) = (Step_Vref_margin_high + Vref_trim) x 2 -9
- Assume V_{ref_Trim} = 0 here
- Step_V_{ref_margin_high} = V_{REF(MH)} x 512
- Step_Vref_margin_high = 0.05 x 25.6 = 26 (rounded to nearest integer

$V_{REF(ML)} =$

$(STEP_VREF_MARGIN_LOW+VREF_TRIM) \times 2^{-9}$ Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 100mV (within -20% of Vo). • The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- $V_{\text{REF(MH)}} = -(33)/1000 = -0.033$ Volts (- sign since we are margining down)
- V_{REF(ML)} = (Step_V_{ref_margin_low} + V_{ref_trim}) x 2 ⁻⁹
- Assume V_{ref_Trim} = 3 here (from V _{Ref_Trim} example earlier)
- Step_V_{ref_margin_low} = V_{REF(ML)} x 512 V_{ref_trim}
- Step_V_{ref_margin_low} = -0.033 × 512 (-3) = -16.9+3 = -13.9 = -14 (rounded to nearest integer

The module shall support the margined high or low voltages using the OPERATION command. Bits [5:2] shall be used to enable margining as follows:

- 00XX : Margin Off
- 0101 : Margin Low (Act on Fault)
- 0110 : Margin Low (Act on Fault)
- 1001 : Margin High (Act on Fault)
- 1010 : Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte

$2 \times 6A$ Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; $2 \times 6A$ Output Current

represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at –1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to nonvolatile memory using the STORE_DEFAULT_ALL command.

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command shall use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte shall represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte shall represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) shall be used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) for each output signal that shall be implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal shall be deasserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds shall be user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold shall be set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command shall set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command shall set the level above which the PGOOD command is de-asserted. This command shall also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold shall be set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value $100K\Omega$) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command shall set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command,

possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they shall be mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits shall represent the exponent (fixed at -2) and the remaining 11 bits shall represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current and Voltage

The module is capable of measuring key module parameters such as output current and voltage for each output and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -15 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at – 4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command shall return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all

2 × 6A Digital Dual MicroDlynx[™]: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

features are supported in these commands. A 1 in the bit position indicates the fault that is flagged. STATUS_BYTE : Returns one byte of information with a summary of the most critical device faults.

| Bit Position | Flag | Default Value |
|-----------------|--------------------------|------------------|
| 7 | X | 0 |
| 6 | OFF | 0 |
| 5 | VOUT Overvoltage | 0 |
| 4 | IOUT Overcurrent | 0 |
| 3 | VIN Undervoltage | 0 |
| 2 | Temperature | 0 |
| 1 | CML (Comm. Memory Fault) | 0 |
| 0 | None of the above | 0 |

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

| Bit Position | Flag | Default Value |
|-----------------|--------------------------|------------------|
| 7 | X | 0 |
| 6 | OFF | 0 |
| 5 | VOUT Overvoltage | 0 |
| 4 | IOUT Overcurrent | 0 |
| 3 | VIN Undervoltage | 0 |
| 2 | Temperature | 0 |
| 1 | CML (Comm. Memory Fault) | 0 |
| 0 | None of the above | 0 |

High Byte

| Bit Position | Flag | Default Value |
|-----------------|--------------------------|------------------|
| 7 | VOUT fault or warning | 0 |
| 6 | IOUT fault or warning | 0 |
| 5 | X | 0 |
| 4 | MFR | 0 |
| 3 | POWER_GOOD# (is negated) | 0 |
| 2 | X | 0 |
| 1 | × | 0 |
| 0 | X | 0 |

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

| Bit Position | Flag | Default Value |
|-----------------|---------------|------------------|
| 7 | VOUT OV Fault | 0 |
| 6 | Х | 0 |
| 5 | Х | 0 |
| 4 | VOUT UV Fault | 0 |
| 3 | Х | 0 |
| 2 | Х | 0 |
| 1 | X | 0 |
| 0 | Х | 0 |

STATUS_IOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

| Bit | Flag | Default |
|----------|------|---------|
| Position | Flag | Value |

| 7 | IOUT OC Fault | 0 |
|---|-----------------|---|
| 6 | X | 0 |
| 5 | IOUT OC Warning | 0 |
| 4 | × | 0 |
| 3 | × | 0 |
| 2 | × | 0 |
| 1 | X | 0 |
| 0 | X | 0 |

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

| Bit Position | Flag | Default Value |
|-----------------|------------|------------------|
| 7 | OT Fault | 0 |
| 6 | OT Warning | 0 |
| 5 | Х | 0 |
| 4 | X | 0 |
| 3 | Х | 0 |
| 2 | X | 0 |
| 1 | X | 0 |
| 0 | Х | 0 |

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

| Bit Position | Flag | Default Value |
|-----------------|-----------------------------|------------------|
| 7 | Invalid/Unsupported Command | 0 |
| 6 | Invalid/Unsupported Command | 0 |
| 5 | Packet Error Check Failed | 0 |
| 4 | Memory Fault Detected | 0 |
| 3 | X | 0 |
| 2 | Х | 0 |
| 1 | Other Communication Fault | 0 |
| 0 | X | 0 |

MFR_VIN_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR_VOUT_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR_SPECIFIC_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (001001 corresponds to the UDXS0606 series of module), while bits [7:3] indicate the revision number of the module.

Low Byte

| Bit Position | Flag | Default Value |
|-----------------|-------------|------------------|
| 7:2 | Module Name | 001001 |
| 1:0 | Reserved | 10 |
| | High Byte | |
| Bit Position | Flag | Default Value |

| 7:3 | Module Revision Number | None |
|-----|------------------------|------|
| 2:0 | Reserved | 000 |

Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Table 6

| Hex | Command | | | | Br | ief Desc | cription | | | | | Non-Volatile |
|----------|----------------|-------------------------------|---------------------|-------------|------------|----------------|---------------------------|---------------------|------------|---------------------|-----------|----------------|
| Code | | Ability to co | | | | | <u> </u> | put by ı | using or | nly one | physical | Memory Storage |
| | | address of t | | ule | | | | | | | | |
| | | Formo | | _ | | | Unsigned Bir | | | | | |
| | | Bit Posit Acces | | 7 r/w | 6 r | 5 r | 4 r | 3 r | 2 r | 1 r | 0 r/w | |
| | | Functi | | PA | X | X | X | X | X | X | PO | |
| | | Default V | | 0 | X | X | X | X | X | X | 0 | |
| 00 | PAGE | PAGE Comm | nand Tru | uth Tab | le | | | | | | | |
| | | PA | P0 | | | Lo | gic Res | ults | | | | |
| | | 0 | 0 | | All Co | mmand | ls addre | ss first | output | : | | |
| | | 0 | 1 | | All Com | mands | addres | s secon | d outpu | ut | | |
| | | 1 | 0 | | I | legal in | put, Ign | ore wr | ite | | | |
| | | 1 | 1 | | All Con | nmands | addres | s both | output | s | | |
| | | Turn Module | e on or o | off. Also | used to | o margii | n the ou | tput vo | ltage | | | |
| | | Formo | at | | | | Unsigne | d Binar | y | | | |
| | | Bit Posi | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Acces | | r/w | r | r/w | r/w | r/w | r/w | r | r | |
| | | Functi Default V | | On 0 | X 0 | 0 | Ma 0 | rgin 0 | 0 | X | X | |
| 01 | OPERATION | Bit 7:0 Out | | - | - | Ũ | Ŭ | Ŭ | Ŭ | ~ | Α | |
| | | | Output s | | ng enab | led | | | | | | |
| | | Margin: 00X | X Margi 1 Margi | in Ott | l Act on | foult) | | | | | | |
| | | | .0 Margi | | | | | | | | | |
| | | 100 | 1 Margi | in High | (Act on | fault) | | | | | | |
| | | 101 Configures t | 0 Margi | in High | (Act on | fault) | combin | ation of | analoa | | Enin | |
| | | and PMBus | | | ICLIONUI | ity as a | COMDIN | | analog | | гріп | |
| | | Forme | | | | | | | | | | |
| 02 | ON_OFF_CONFIG | Bit Posi | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | YES |
| | | Acces | | r X | r X | r X | r/w pu | r/w cmd | r/w cpr | r/w pol | r cpa | |
| | | Default V | | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | |
| | | Refer to Pag | je 19 foi | r detail: | s on pu, | cmd, cp | or, pol a | nd cpa | | | | |
| 03 | CLEAR_FAULTS | Clear any fa if the device | | | | | et, also r | eleases | s the S№ | 1BALER ⁻ | F# signal | |
| | | Used to con | trol writ | ting to 1 | the mod | lule via | PMBus. | Copies [·] | the curr | rent rea | ister | 1 |
| | | setting in th | e modu | le who | se comr | nand co | ode mat | ches th | | | | |
| | | into non-vol Formo | | emory (| FFLKON | | <u>e modul</u> Unsigne | | V | _ | | |
| | | Bit Posi | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Acces | S | r/w | r/w | r/w | х | X | х | х | × | |
| | | Function | | bit7 | bit6 | bit5 | Х | Х | Х | Х | Х | |
| 10 | WRITE_PROTECT | Default V Bit5: 0 – Enc | | 0 Writes | | 0 Ditted in | X hit6 or | X hit7 | Х | Х | Х | YES |
| | | 1 – Disc | | | | | | | AGE OP | ERATIO | N | . 20 |
| | | and | ON_OF | F_CON | FIG (bit) | 6 and bi | it7 must | be 0) | | | | |
| | | Bit 6: 0 – End | | | | | n bit5 or WRITE | | | and | | |
| | | DISO OPE | | | | | | | | | | |
| | | Bit7: 0 – End | ibles all | writes | as perm | nitted in | bit5 or | bit6 | | | | |
| | | 1 – Disc (bit5 | bles all and bit | | | tor the \ | WRITE_F | PROTEC | T comm | nand | | |
| <u> </u> | | (015 | unu DI | lo must | . NG (1) | | | | | | | |
| 15 | STORE_USER_ALL | Stores all of | | | orable re | egister s | settings | in the E | EPROM | memoi | ry as the | |
| 1.5 | | new default | s on po | wer up | | | | | | | | |
| | | | | | | | | | | | | |

| 19 CAPABILITY Access Financian r <thr< t<="" th=""><th>Hex Code</th><th>Command</th><th></th><th></th><th>Br</th><th>ief Desc</th><th>ription</th><th></th><th></th><th></th><th></th><th>Non-Volatile Memory Storage</th></thr<> | Hex Code | Command | | | Br | ief Desc | ription | | | | | Non-Volatile Memory Storage |
|---|-------------|------------------|--|--------------------|----------------------|-------------------------|-------------------|---------------------|------------------------|--------------------|----------|--------------------------------|
| Image: second | 16 | RESTORE_USER_ALL | (EEPROM). The com | storable mand s | e registe hould r | er setting not be us | gs from sed while | the nor e the de | n-volatile evice is | e memo actively | ory ' | |
| Bit Position 7 6 5 4 3 2 1 Access r | | | | os the h | ost syst | tem/GUI | /CLI det | ermine | key cap | oabilitie | s of the | |
| 19 CAPABILITY Access Function r <thr< td="" td<=""><td></td><td></td><td></td><td></td><td></td><td>l</td><td>Unsigne</td><td>d Binar</td><td>У</td><td></td><td></td><td></td></thr<> | | | | | | l | Unsigne | d Binar | У | | | |
| 19 CAPABILITY Function PEC SPD ALRT Reserved Defoult Value 1 0 1 1 0 0 0 PEC - 1S Upported SPD -01 - mox of 400kHZ ALRT - 1 - SMBALERT# supported The module has MODE set to Linear and Exponent set to -10. These values cannot be changed Bit Position 7 6 5 4 3 2 1 Access r | | | Bit Position | 7 | 6 | 5 | 4 | - | 2 | 1 | 0 | |
| Image: state of the second | 19 | CAPABILITY | | | | | | r | | | r | |
| PEC - 1 Supported SPC - 1 Supported ALERT# supported The module has MODE set to Linear and Exponent set to -10. These values cannot be changed Bit Position 7 6 5 4 3 2 1 Access r r r r r r r r r r Function Mode Exponent Default Value 0 0 0 1 1 0 1 1 Mode Exponent Value fixed at 000, linear mode Exponent Value fixed at 10111, Exponent for linear mode values is s -9 Sets the value of input voltage at which the module turns on Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r r r Function Function Mantissa Default Value 1 1 1 1 0 0 0 0 Bit Position 7 6 5 4 3 2 1 Access r r r/w r/w r/w r/w r/w r/w r/w r/w r/w | - | | | | | 1 | | 0 | | 1 | | |
| 35 VIN_ON Sets the value of input voltage at which the module tass of 0.5V 35 VIN_ON Sets the value of input voltage at which the module value of 9(dec). This corresponds to a default value of 0.0000000000000000000000000000000000 | | | | 1 | 0 | T | 1 | 0 | 0 | 0 | 0 | |
| 20 VOUT_MODE The module has MODE set to Linear and Exponent set to -10. These values cannot be changed Bit Position 7 6 5 4 3 2 1 Access r | | | SPD -01 – max of 4 | | ported | | | | | | | |
| Bit Position 7 6 5 4 3 2 1 Access r <r r=""> r r r r r r r r<r< td=""> r<rd>r r r<td></td><td></td><td></td><td></td><td></td><td>ar and E</td><td>xponen</td><td>t set to</td><td>-10. The</td><td>ese valu</td><td>Jes</td><td></td></rd></r<></r> | | | | | | ar and E | xponen | t set to | -10. The | ese valu | Jes | |
| 20 VOUT_MODE Access r <thr< th=""> <thr< tل=""> r <</thr<></thr<> | | | | ł | | | | | | | | |
| 20 VOUL_MODE Function Mode Exponent Default Value 0 0 0 1 0 1 1 Mode: Value fixed at 000, linear mode Exponent. Value fixed at 000, linear mode 0 0 1 1 1 Mode: Value fixed at 000, linear mode Exponent. Value fixed at 10111, Exponent for linear mode values is -9 Sets the value of input voltage at which the module turns on Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r r r r r r r r r Joint Common Exponent Mantissa Mantissa Default Value 1 1 1 0 <td< td=""><td></td><td></td><td></td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td></td></td<> | | | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 35 VIN_ON Product on product value Product on product value Product on product value Product value <td>20</td> <td>VOUT MODE</td> <td></td> <td>r</td> <td></td> <td></td> <td>r</td> <td></td> <td></td> <td></td> <td>r</td> <td></td> | 20 | VOUT MODE | | r | | | r | | | | r | |
| Mode: Value fixed at 000, linear mode Exponent: Value fixed at 10111, Exponent for linear mode values is -9 Sets the value of input voltage at which the module turns on Format Bit Position 7 Access r Format Monti State Bit Position 7 Access r Function Exponent Mantisso Default Value 1 1 1 0 0 0 Bit Position 7 6 5 4 3 2 1 Access r r/w | | | | | | | - | | 1 . | | | |
| Exponent: Value fixed at 10111, Exponent for linear mode values is -9 Sets the value of input voltage at which the module turns on Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td></td></td<> | | | | | | | 1 | 0 | 1 | 1 | 1 | |
| Sets the value of input voltage at which the module turns on Format Bit Position 7 6 5 4 3 2 1 Access r | | | | | | | forling | ar mod | - volue | ic 0 | | |
| Sets the value of input voltage at which the module turns off Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r | | | | | | | | | | 5-5 | | |
| 35 VIN_ON Bit Position 7 6 5 4 3 2 1 Access r< | | | | put volt | | | | | | rv | | |
| 35 VIN_ON Access r <t< td=""><td></td><td></td><td></td><td>7</td><td>-</td><td></td><td>1</td><td></td><td>1</td><td></td><td>0</td><td></td></t<> | | | | 7 | - | | 1 | | 1 | | 0 | |
| Function Exponent Mantissa Default Value 1 1 1 1 0 0 0 Bit Position 7 6 5 4 3 2 1 1 Access r r/w | | | | | | - | | | | | r | |
| 35 VIN_ON Default Value 1 1 1 1 0 0 0 35 VIN_ON Bit Position 7 6 5 4 3 2 1 Access r r/w r/w </td <td></td> | | | | | | | | | | | | |
| 35 VIN_ON Access r r/w r/w <thr th="" w<=""> r/w <thr th="" w<=""> r/w r/w</thr></thr> | | | Default Value | 1 | | T . | | 0 | | | 0 | |
| 35 VIN_ON Function Mantissa 35 VIN_ON Default Value 0 0 1 0 0 0 Exponent -2 (dec), fixed Mantissa Default Value 0 0 1 0 0 0 The upper four bits are fixed at 0 The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are 4.25, in steps of 0.25V upto 9.5V. 9.5V to 13V in increments of 0.5V 9.5V to 13V to 16V in increments of 0.5V 13V to 16V in increments of 1V 13V to 16V in increments of 1V Sets the value of input voltage at which the module turns off Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r r r r r r r r Bit Position 7 6 5 4 3 2 1 Access r r r r r r r r Default Value 1 1 1 0 <td></td> <td></td> <td>Bit Position</td> <td>7</td> <td>6</td> <td>5</td> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td></td> | | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 35 VIN_ON Default Value 0 0 1 0 0 0 Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are • 4.25, in steps of 0.25V upto 9.5V. • 9.5V to 13V in increments of 0.5V • 13V to 16V in increments of 1V Sets the value of input voltage at which the module turns off Erormat Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r r r r r r r r r Default Value 1 1 1 0 0 0 | | | Access | r | r/w | r/w | r/w | r/w | r/w | r/w | r/w | |
| 35 VIN_ON Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are • 4.25, in steps of 0.25V upto 9.5V. • 9.5V to 13V in increments of 0.5V • 13V to 16V in increments of 1V Sets the value of input voltage at which the module turns off Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r r r r r r r r r Function Exponent Mantissa Default Value 1 1 1 0 0 0 | | | | | | _ | Man | tissa | - | - | | |
| Exponent -2 (dec), Tixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are • 4.25, in steps of 0.25V upto 9.5V. • 9.5V to 13V in increments of 0.5V • 13V to 16V in increments of 0.5V • 13V to 16V in increments of 1V Sets the value of input voltage at which the module turns off Erromat Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Function Exponent Mantissa Default Value 1 1 1 0 0 0 | 35 | VIN ON | | - | 0 | 0 | 1 | 0 | 0 | 0 | 1 | YES |
| FormatLinear, two's complement binaryBit Position7654321AccessrrrrrrrFunctionExponentMantissaDefault Value111000 | | | Mantissa The upper four bits The lower seven ar corresponds to a d 4.25, in 9.5V to | | | | | | | | | |
| Bit Position 7 6 5 4 3 2 1 Access r | | | Sets the value of in | put volt | age at | which th | ne modu | le turn | s off | | | |
| Access r <td></td> <td></td> <td>Format</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>ry</td> <td></td> <td></td> | | | Format | | | | | | | ry | | |
| Function Exponent Mantissa Default Value 1 1 1 0 0 0 | | | | | | | | - | | | 0 | |
| Default Value 1 1 1 0 0 0 | | | | r | 1 | | | r | | | r | |
| | | | | 1 | | | 1 | 0 | | | | |
| | | | | | | | | | | | 0 0 | |
| | | | | | | - | | - | | | r/w | |
| Function Mantissa | | | | | 1/W | 1/VV | | | 17 VV | 1/10 | 17 W | |
| | | | | 0 | 0 | 0 | | | 0 | 0 | 0 | |
| Exponent -2 (dec), fixed | | | | - | . ~ | | | | | . ~ | | |
| 36 VIN_OFF Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 8(dec). This corresponds to a default of 4.0V. Allowable values are • 4.00, in steps of 0.25V upto 9.75V. • 10.25V to 11.75V in increments of 0.5V • 12V • 13.75V to 16.75V in increments of 1V | 36 | VIN_OFF | Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 8(dec). This corresponds to a default of 4.0V. Allowable values are • 4.00, in steps of 0.25V upto 9.75V. • 10.25V to 11.75V in increments of 0.5V • 12V | | | | | | | | | YES |

| Hex Code | Command | | | Br | ief Desc | ription | | | | | Non-Volatile Memory Storage |
|-------------|------------------------|--|-----------------------------|-----------|--|--------------------|----------------------------|----------|-----------------------------------|------------------|--------------------------------|
| | | Returns the value o | f the go | ain corre | ection te | erm use | d to cor | rect the | e measu | ired | |
| | | output current Format | | 1 | Linear, tv | | mplomo | nt hind | n.(| | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r | r | r | r | r | r/w | |
| 38 | IOUT CAL GAIN | Function | | | Exponer | | · · | | Mantiss | | YES |
| 50 | IOUT_CAL_GAIN | Default Value | 1 | 0 | 0 | 0 | 1 | 0 | 0 | V | TLS |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w | |
| | | Function | ., | ., | ., ., | | tissa | ., | ., | ., | |
| | | Default Value | | V: Vo | ariable b | | | v calibr | ation | | |
| | | Returns the value o | f the of | | | | | | | output | |
| | | current Format | | | Linear, tv | | mplame | nt hind | r\/ | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r | r | r | r/w | r | r | |
| 39 | IOUT_CAL_OFFSET | Function | | | Exponer | | · · | | Mantiss | | YES |
| 59 | | Default Value | 1 | 1 | 1 | 0 | 0 | V | V | u V | ILJ |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r/w | r/w | r/w | r/w | r/w | r/w | |
| | | Function | | | // VV | | itissa | 17.00 | 17.99 | 1/ 1/ | |
| | | Default Value | | V· V | ariable k | | | v calibr | ation | | |
| | | Sets the output ove | rcurren | | | | | | | | |
| | | Format | Carret | | Linear, t | | | | ry | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r | r | r | r | r | r | |
| | | Function | | | Exponer | | | | Mantiss | | |
| 46 | IOUT_OC_FAULT_LIMIT | Default Value | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | YES |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r/w | r/w | r/w | r/w | r/w | r/w | r/w | |
| | | Function | | • | | | itissa | • | | | |
| | Value maybe locked | Default Value | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | |
| | , | Determines module undervoltage (UV) f | | in resp | onse to | an IOU | _OC_FA | ULT_LII | MIT or a | VOUT | |
| | | Format | | | | Jnsigne | ed Binar | У | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r/w | r/w | r/w | r | r | r | |
| 47 | IOUT OC FAULT RESPONSE | Function | Х | х | RS [2] | RS [1] | RS [0] | × | Х | х | YES |
| 47 | IUUI_UU_FAULI_KESPUNSE | Default Value | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | TEO |
| | | RS[2:0] – Retry Setti 000 Unit da 111 Unit ga Any other v | pes not pes thro | ugh no | rmal sot | ft start o | continue | ously | | | |
| 4A | IOUT_OC_WARN_LIMIT | Sets the output ove Format Bit Position Access Function Default Value Bit Position | rcurren 7 r 1 7 | 6 r | ng level inear, tu 5 r Exponer 1 5 | vo's coi 4 r | mpleme 3 r 1 3 | 2 r | ry 1 r Mantiss 0 1 | 0 r a 0 | |
| | | Access | r | r/w | r/w | r/w | r/w | r/w | r/w | r/w | |
| | | Function | | | 1 | | itissa | | 1 | | |
| | Value may be locked | Default Value | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | |
| | | | | | | | | | | | |

| Hex Code | Command | | | | Brief | Descript | tion | | | | | Non-Volatile Memory Storage |
|-------------|---------------------|---------------------------------|---------------|------------------|-------------|--------------|---------------|------------|--------------|------------|----------|--------------------------------|
| | | Sets the overtempe | eratu | e fault le | evel in °C | | | | | | | i ionioi y occi ago |
| | | Format | | <u>o radicit</u> | | | npleme | nt binary | | | 1 | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r | r | r | r | r | | |
| | | Function | | | Expone | nt | | Mo | antisso | a | | 1/50 |
| 4F | OT_FAULT_LIMIT | Default Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | YES |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r/v | v r/w | r/w | r/w | r/w | r/w | r/w | r/w | | |
| | | Function | | | | Man | tissa | | | | | |
| | Value may be locked | Default Value | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | | |
| | | Cala dha an an bana | 1 | | | | | | | | | |
| | | Sets the over temp | eratu | re warni | | | nnlama | nt hinarı | | | - | |
| | | Format Bit Position | 7 | 6 | | 1 | | nt binary | 1 | 0 | | |
| | | | 7 | 6 r | 5 | 4 | 3 | 2 r | 1 | 0 | | |
| | | Access Function | r | 1 | r | r | r | | r | r | - | |
| 51 | OT WARN LIMIT | Default Value | 0 | 0 | Expone 0 | 0 | 0 | 0 | ontisso 0 | 0 | - | YES |
| | OT_WARN_LIMIT | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r/v | - | - | r/w | r/w | r/w | r/w | r/w | | |
| | | Function | 1/ V | 1/00 | 17 VV | Man | | 17 VV | 17 VV | 17 VV | | |
| | Value may be locked | Default Value | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | - | |
| | | L | - | | | | = | T | U | 1 | <u> </u> | |
| | | Sets the rise time o | f the | output v | oltage di | uring sta | rtup. | N.J | o · | | | |
| | | Supported Values - | | | | | | | 0 inst | ructs u | nit to | |
| | | bring its output to p | brogr | ummed | | | | | | | - | |
| | | Format | 7 | | | - | | nt binary | 1 | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 r/w | | |
| 61 | TON_RISE | Access | r | r | r | r | r | r | r | | - | YES TBD |
| | — | Function Default Value | 1 | 1 | Expone | | 0 | 0 | antisso | - | | |
| | | Bit Position | 1 | 1 | 5 | 0 | 0 | 2 | 0 | 0 | | |
| | | Access | r/v | - | - | r/w | r/w | | r/w | r/w | | |
| | | Function | 1/0 | / 1/W | I/W | | tissa | I/W | 1/W | 1/W | - | |
| | | Default Value | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| | | | - | _ | _ | ÷ | v | - | - | ÷ | | |
| | | Returns one byte o | t into | mation | | | | | ai mo | aule ta | uits | |
| | | Bit Position | 7 | 6 | 5 | Unsigne 4 | a Binary 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r r | r | r | r | r | | |
| 78 | STATUS_BYTE | ALLESS | | 1 | | | | 1 | | None | | |
| | | Flag | Х | OFF | VOUT | IOUT_ OC | VIN_U V | TEMP | CML | of the | | |
| | | Default Value | 0 | 0 | | 0 | 0 | 0 | 0 | Above 0 | <u>}</u> | |
| | | | - | | 0 | - | - | - | - | ÷ | <u> </u> | |
| | | Returns two bytes conditions | ot info | ormation | i with a s | ummary | or the i | module's | Tault/ | warnin | g | |
| | | Format | | | | _ | Incia | ned Binar | V | | | |
| | | Bit Position | | 7 | 6 | 5 | Unsign 4 | 1 | | 2 | 1 | |
| | | - | | | | | | 3 r | | | 1 | |
| | | Access | | r | r n/TUOL | r | r | r | _ | r | r | |
| | | Flag | | VOUT | IOUT/P | Х | MFR | PGOO | D | Х | Х | |
| 79 | STATUS_WORD | | | 0 | OUT | 0 | | 0 | | 0 | 0 | |
| | _ | Default Value | -+ | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | |
| | | Bit Position | -+ | 7 | 6 | 5 | 4 | 3 | | 2 | 1 | |
| | | Access | | r | r | r | r | r | _ | r | r | |
| | | _, | | , <i>.</i> | 055 | VOUT | IOUT_ | 0, | | | No | |
| | | Flag | | Х | OFF | OV | C | VIN_U | V TE | MP | CML | |
| | | | \rightarrow | | | | | | + | | a | |
| | | Default Value | | 0 | Х | 0 | 0 | 0 | | 0 | 0 | |
| | | Returns one byte o | f info | rmation | with the | status o | f the mo | odule's ou | itput v | voltage | related | |
| | | faults Format Unsigned Binary | | | | | | | | | | |
| | | Format | | | | | | | | | | |
| 7A | STATUS_VOUT | Bit Position | <u> </u> | 7 | | 5 | 4 | 32 | 1 | 0 | 4 | |
| | | Access | | r | r | | r | r r | r | r | 4 | |
| | | Flag | VC | UT_OV | XX | | JT_UV | XX | | X | - | |
| | | Default Value | <u> </u> | 0 | 0 (|) | 0 | 0 0 | 0 | 0 | | |
| | | E | | | | | | | | | | |

| Hex Code | Command | | Brief Description | | | | | | | | | | | |
|-------------|---------------------|--|--|----------------|----------|-----------------------|-------------------------------------|-----------|-------------|------------|----------------------|-------------|-------------------|--|
| | | Returns one byte of | of infor | matio | on with | n the sta | itus of t | he r | nodul | e's ou | tput cur | rrent | related | |
| 7B | STATUS_IOUT | faults Format Bit Position | | 7 | | 6 | Unsig | ned 5 | Binary | | 4 3 | 2 | 1 0 | |
| | | Access Flag Default Value | IOU | r T_OC 0 | : Fault | r X | IOUT C | r IC W | /arnin | g > | K X | r X 0 | r r X X 0 0 | |
| | | Returns one byte of information with the status of the module's temperature related faults | | | | | | | | | | | | |
| | | Format Unsigned Binary | | | | | | | | | | | | |
| 7D | STATUS_TEMPERATURE | Bit Position Access | | 7 r | | 6 r | 5 r | _ | | 32 rr | | 0 r | | |
| | | Flag Default Value | OT_ | FAUL 0 | T C | DT_WAR | | | X X | × × > 0 | Χ | X 0 | | |
| | | faults | Returns one byte of information with the status of the module's communication related | | | | | | | | | | | |
| | | Format Bit Position | 7 | | 6 | ل 5 | Insigne 4 | d Bi | nary 3 | 2 | 1 | | 0 | |
| 7E | STATUS_CML | Access | r | | r | r | r | | r | r | r | | r | |
| | | Flag | Invo Comn | | | id PEC a Fail | Memo faul ¹ detect | ť | х | х | Othe Comr Faul | m | х | |
| | | Default Value | 0 | | 0 | 0 | 0 | cu | 0 | 0 | 0 | L | 0 | |
| | | | Returns one byte of information with the status of the module specific faults or warning | | | | | | | | | | | |
| | | Format Bit Position | 7 | 6 | 5 | Unsigi 4 | ned Bir 3 | 2 | 1 | | 0 | | | |
| | | Access | r | r | r | r | r | r | r | | R | | | |
| 80 | STATUS_MFR_SPECIFIC | Flag | OTFI | × | Х | IVADDF | R X | х | Х | TWC | PH_EN | | | |
| | | Default Value OTFI – Internal Ter IVADDR – PMBUs o TWOPH_EN – Mod | addres | s is no | ot valio | t | 0 Shutdo | 0 wn | 0 thresł | nold | 0 | | | |
| | | Returns the value | of the | outpu | ut volto | age of th | ne mod | ule. | Ехро | nent is | s fixed a | ıt -9. | | |
| | | Format Bit Position | 7 | | Lin 6 | ear, two 5 | oʻs com 4 | plen 3 | | inary 2 | 1 | 0 | | |
| | | Access | r | | r r | r r | r r | r | | r | r | r | | |
| 8B | READ_VOUT | Function Default Value | 0 | | 0 | 0 | Manti: 0 | ssa 0 | - |) | 0 | 0 | | |
| | | Bit Position | 7 | | 6 | 5 | 4 | 3 | | 2 | 1 | 0 | | |
| | | Access Function | r | | r | r | r Manti: | r nee | | r | r | r | _ | |
| | | Default Value | 0 | | 0 | 0 | 0 | 0 | (|) | 0 | 0 | _ | |
| | | Returns the value Format | of the | outpu | | ent of th ear, two | | | honth | inge | | | | |
| | | Bit Position | 7 | | 6 | 5 | 4 | olen 3 | 1 | 2 2 | 1 | 0 | | |
| | | Access Function | r | | r Evr | r ponent | r | R | | r Mc | r Intissa | r | _ | |
| 8C | READ_IOUT | Default Value | 1 | | 1 1 | 1 | 0 | 0 | \ | ∕ | V | V | | |
| | | Bit Position | 7 | | 6 r | 5 r | 4 r | 3 r | | 2 | 1 r | 0 r | | |
| | F | Access Function | r | | r | r | r Manti: | r ssa | 1 | r | r | r | - | |
| | | Default Value | V | | V | V | V | V | ١ | J | V | 0 |] | |
| | | V - Variable | | | | | | | | | | | | |

Table 6 (Continued)

| Hex Code | Command | | Non-Volatile Memory Storage | | | | | | | | | |
|-------------|-----------------------|-----------------------|---------------------------------|----------|------------|------------|-----------|----------|----------|---------|---------|-----|
| | | Returns the value o | of the ex | ternal t | empera | iture in o | degree | Celsius | | | | |
| | | Format | | | _inear, t\ | | | | ry | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r | R | r | r | r | | |
| | | Function | | | Exponer | nt | | | Mantiss | a | | |
| 8E | READ_TEMPERATURE_2 | Default Value | 0 | 0 | 0 | 0 | 0 | V | V | V | | |
| 02 | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | ů 0 | | |
| | | Access | r | r | r | r | r | r | r | r | | |
| | | Function | | | | | ntissa | | | | | |
| | | Default Value | V | V | V | V | V | V | V | 0 | | |
| | | V - Variable | v | v | v | v | v | v | v | 0 | | |
| | | | | | | | | | | | | |
| | | Returns one byte in | dicating | g the m | odule is | complie | ant to P | MBus S | pec. 1.1 | (read o | nly) | |
| | | Format | | <u>,</u> | | Unsigne | | | 1 | | | |
| 98 | PMBUS_REVISION | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| 50 | | Access | r | r | r | r | r | r | r | r | | |
| | | Default Value | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | | |
| | | Berdalt Value | Ŭ | Ű | Ű | - | Ű | Ŭ | Ŭ | - | | |
| | | Returns module na | Returns module name information | | | | | | | | | |
| | | Format | | | l | Unsigne | ed Binar | У | | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r | r | r | r | r | | |
| 5.0 | | Function | | | | Rese | erved | | | | | |
| D0 | MFR_SPECIFIC_00 | Default Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | YES |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r | r | r | r | r | | |
| | | Function | | | Module | e Name | | | Rese | erved | | |
| | | Default Value | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | | |
| | | Applies a fixed offse | et to the | e refere | nce volt | aae. Ma | ax trim r | anae is | -20% to | 0 +10% | in 2mV | |
| | | steps. Permissible v | | | | | | | | | | |
| | | as VREF_TRIMx2-9. (| | | | | | | | | | |
| | | Format | | l | Linear, tv | vo's cor | mpleme | ent bina | ry | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r/w | r | r | r | r | r | r | r | | |
| D4 | VREF_TRIM | Function | | | | Man | ntissa | | | | | YES |
| | | Default Value | V | V | V | V | V | V | V | V | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r/w | r/w | r/w | r/w | r/w | r/w | | |
| | | Function | | · · · | | | ntissa | | | | | |
| | | Default Value | V | V | V | V | V | V | V | V | | |
| | | Applies a fixed offse | • | v | | • | • | - | • | | / stens | |
| | | Permissible values | | | | | | | | | steps. | |
| | | (STEP_VREF_MARGI | | | | | | | | | nut | |
| | | voltage includes VR | | | | | | | | | put | |
| | | Format | | | Linear, ti | | | | | | ĺ | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| D5 | STEP VREF MARGIN HIGH | Access | r | r | r | r | r | r | r | r | | YES |
| 05 | | Function | | · · · | ı | | ntissa | · · · | · · · | | | 123 |
| | | Default Value | V | V | V | V | V | V | V | V | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r/w | r/w | r/w | r/w | r/w | | |
| | ┣─ | Function | <u> </u> | | <u> </u> | | ntissa | 17 00 | 1/ 99 | 17 VV | | |
| | | Default Value | V | V | V | V | V | V | V | V | | |
| | | Delutit vulue | v | v | v | v | v | v | v | v | | |

Table 6 (Continued)

| Hex Code | Command | | | | | Brie | ef De | escript | ion | | | | | Non-Volatile Memory Storage |
|-------------|-------------------------|--|--|-------------------|----------------|--------------------------|-------------------------------------|---|-------------------------------|--------------------|---------------------------------|-------------|-------------|-----------------------------------|
| | | Applies a fi steps. Perm (STEP_VREF voltage inc Form | nissible vo MARGIN ludes VRI | alues ra N_LOW | nge b + VRE | etwee F_TRIN stmen | n -12 1)x2 ⁻ t and | 20mV a ^{.9} .Expoi d range | and Om nent fix es from | V) The ed at -9 | offset is)(dec). N o 10% | calculat | ted as | |
| | | Bit Pos | | 7 | 6 | | <u> </u> | 4 | 3 | 2 | 1 | 0 | | |
| D6 | STEP VREF MARGIN LOW | Acce | | r | r | r | | r | r | r | r | r | | YES |
| DU | STEF_VREI_MARGIN_LOW | Function | | | | | | Mar | ntissa | | - · · | | | TLS |
| | | Default | | V | V | V | / | V | V | V | V | V | | |
| | | Bit Pos | ition | 7 | 6 | 5 | ; | 4 | 3 | 2 | 1 | 0 | | |
| | | Acce | SS | r | r | r/ | w | r/w | r/w | r/w | r/w | r/w | | |
| | | Funct | ion | | | | | Mar | ntissa | | | | 1 | |
| | | Default | Value | V | V | V | / | V | V | V | V | V | 7 | |
| | | VOUT_OVE | Single command to set PGOOD, VOUT_UNDER_VOLTAGE(UV) and /OUT_OVER_VOLTAGE(OV) limits as percentage of nominal | | | | | | | | | | | |
| | | For | | | | | Un | signed | Binary | | | | | |
| | | Bit Position | | 7 | | 6 | 5 | | 4 | 3 | 2 | 1 | 0 | |
| | | Access | | r | | r | r | | r | r | r | r/w | r/w | |
| | | Function | | × | | х | Х | | × | х | × | PCT_ MSB | PCT_ LSB | |
| | | Default | t Value | 0 | | Х | Х | | Х | Х | Х | Х | 0 | |
| D7 | PCT_VOUT_FAULT_PG_LIMIT | PAGE Comr | | - | <u>_</u> | ~ | | | ~ | ~ | ~ | ~ | U | |
| | | PCT_M SB | PCT_LS B | UV | (%) | PGI LOV (% | ∨) | PG HIG (% | H H) | PGH HGH (%) | PGH LOW (%) | | / (%) | |
| | | 0 | 0 | -16 | .67 | -12. | 5 | -8.3 | 3 | 12.5 | 8.33 | 1 | 6.67 | |
| | | 0 | 1 | -12 | 2.5 | -8.3 | 3 | -4.1 | .7 | 8.33 | 4.17 | 1 | 2.5 | |
| | | 1 | 0 | -29 | - | -20.8 | | -16. | - | 8.33 | 4.17 | | 2.5 | |
| | | 1 | 1 | -41 | .67 | -37. | 5 | -33.3 | 33 | 8.33 | 4.17 | 1 | 2.5 | |
| | | Used to set from 0 to 7 | and are | | | | ISE 1 | TIME | | | I_RISE. \ | /alues c | an range | |
| | | Form | | 7 | 6 | | | | ed Binai | | 1 | | _ | |
| D8 | SEQUENCE_TON_TOFF_DELAY | Bit Pos | | 7 | 6 r/w | 5 | | 4 | 3 | 2 r/w | 1 | 0 | 4 | |
| | | Acce Funct | | r/w | r/w DND | | W | r | r/w | 0FF DE | r/w | r | 4 | |
| | | Default | | 0 | 0_0 | | , | 0 | 0 | | | 0 | - | |
| | | Delault | vuiue | U | U | (| , | U | U | U | U | U | | |

Thermal Considerations

GE

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 49. The preferred airflow direction for the module is in Figure 50.




Figure 49. Thermal Test Setup.

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 50. For reliable operation the temperatures at these points should not exceed 135°C. The output power of the module should not exceed the rated power of the module (Vo,set x Io,max).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 50. Preferred airflow direction and location of hotspot of the module (Tref).

2 × 6A Digital Dual MicroDlynx™: Non-Isolated DC-DC Power Modules

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

Shock and Vibration

The ruggedized (-D version) of the modules are designed to withstand elevated levels of shock and vibration to be able to operate in harsh environments. The ruggedized modules have been successfully tested to the following conditions:

Non operating random vibration:

Random vibration tests conducted at 25C, 10 to 2000Hz, for 30 minutes each level, starting from 30Grms (Z axis) and up to 50Grms (Z axis). The units were then subjected to two more tests of 50Grms at 30 minutes each for a total of 90 minutes.

Operating shock to 40G per Mil Std. 810F, Method 516.4 Procedure I:

The modules were tested in opposing directions along each of three orthogonal axes, with waveform and amplitude of the shock impulse characteristics as follows:

All shocks were half sine pulses, 11 milliseconds (ms) in duration in all 3 axes.

Units were tested to the Functional Shock Test of MIL-STD-810, Method 516.4, Procedure I - Figure 516.4-4. A shock magnitude of 40G was utilized. The operational units were subjected to three shocks in each direction along three axes for a total of eighteen shocks.

Operating vibration per Mil Std 810F, Method 514.5 Procedure I:

The ruggedized (-D version) modules are designed and tested to vibration levels as outlined in MIL-STD-810F, Method 514.5, and Procedure 1, using the Power Spectral Density (PSD) profiles as shown in Table 7 and Table 8 for all axes. Full compliance with performance specifications was required during the performance test. No damage was allowed to the module and full compliance to performance specifications was required when the endurance environment was removed. The module was tested per MIL-STD-810, Method 514.5, Procedure I, for functional (performance) and endurance random vibration using the performance and endurance levels shown in Table 7 and Table 8 for all axes. The performance test has been split, with one half accomplished before the endurance test and one half after the endurance test (in each axis). The duration of the performance test was at least 16 minutes total per axis and at least 120 minutes total per axis for the endurance test. The endurance test period was 2 hours minimum per axis.

| Frequency (Hz) | PSD Level (G2/Hz) | Frequency (Hz) | PSD Level (G2/Hz) | Frequency (Hz) | PSD Level (G2/Hz) | | |
|----------------|----------------------|----------------|----------------------|----------------|----------------------|--|--|
| 10 | 1.14E-03 | 170 | 2.54E-03 | 690 | 1.03E-03 | | |
| 30 | 5.96E-03 | 230 | 3.70E-03 | 800 | 7.29E-03 | | |
| 40 | 9.53E-04 | 290 | 7.99E-04 | 890 | 1.00E-03 | | |
| 50 | 2.08E-03 | 340 | 1.12E-02 | 1070 | 2.67E-03 | | |
| 90 | 2.08E-03 | 370 | 1.12E-02 | 1240 | 1.08E-03 | | |
| 110 | 7.05E-04 | 430 | 8.84E-04 | 1550 | 2.54E-03 | | |
| 130 | 5.00E-03 | 490 | 1.54E-03 | 1780 | 2.88E-03 | | |
| 140 | 8.20E-04 | 560 | 5.62E-04 | 2000 | 5.62E-04 | | |

Table 7: Performance Vibration Qualification - All Axes

Table 8: Endurance Vibration Qualification - All Axes


| Frequency (Hz) | PSD Level (G2/Hz) | Frequency (Hz) | PSD Level (G2/Hz) | Frequency (Hz) | PSD Level (G2/Hz) | | | |
|----------------|----------------------|----------------|----------------------|----------------|----------------------|--|--|--|
| 10 | 0.00803 | 170 | 0.01795 | 690 | 0.00727 | | | |
| 30 | 0.04216 | 230 | 0.02616 | 800 | 0.05155 | | | |
| 40 | 0.00674 | 290 | 0.00565 | 890 | 0.00709 | | | |
| 50 | 0.01468 | 340 | 0.07901 | 1070 | 0.01887 | | | |
| 90 | 0.01468 | 370 | 0.07901 | 1240 | 0.00764 | | | |
| 110 | 0.00498 | 430 | 0.00625 | 1550 | 0.01795 | | | |
| 130 | 0.03536 | 490 | 0.01086 | 1780 | 0.02035 | | | |
| 140 | 0.0058 | 560 | 0.00398 | 2000 | 0.00398 | | | |

2 × 6A Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

Example Application Circuit

Requirements:

| Vin: | 12V |
|-------------|--|
| Vout: | 1.8V |
| lout: | 2 \times 4.5A max., worst case load transient is from 3A to 4.5A |
| ΔVout: | 1.5% of Vout (27mV) for worst case load transient |
| Vin, ripple | 1.5% of Vin (180mV, p-p) |



| Decoupling cap - $4x0.1\mu$ F/16V, 0402 size ceramic capacitor |
|---|
| 4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20) |
| 470μF/16V bulk electrolytic |
| Decoupling cap - 2x0.1µF/16V, 0402 size ceramic capacitor |
| 3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19) |
| NA |
| Decoupling cap - $2x0.1\mu$ F/16V, 0402 size ceramic capacitor |
| 3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19) |
| NA |
| 1500pF ceramic capacitor (can be 1206, 0805 or 0603 size) |
| 300 ohms SMT resistor (can be 1206, 0805 or 0603 size) |
| $10 k\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%) |
| 1500pF ceramic capacitor (can be 1206, 0805 or 0603 size) |
| 300 ohms SMT resistor (can be 1206, 0805 or 0603 size) |
| $10 k\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%) |
| |


<u>Note:</u> The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.


2 × 6A Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

Mechanical Outline

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]







Use this Black Dot for orientation and pin numbering

END VIEW

These figures are a representation of the product and not intended to show specific assembly details. They are for product dimensional information only

TOP VIEW






BOTTOM VIEW

| PIN | FUNCTION | PIN | FUNCTION |
|-----|-----------|-----|----------|
| 1 | VSNS1 | 15 | ADDR1 |
| 2 | VOUT1 | 16 | TRIM1 |
| 3 | PGND | 17 | SIG_GND |
| 4 | VOUT2 | 18 | TRIM2 |
| 5 | VSNS2 | 19 | SYNC |
| 6 | SMBALERT# | 20 | PGND |
| 7 | DATA | 21 | PGND |
| 8 | CLK | 22 | PGND |
| 9 | ENABLE1 | 23 | PGND |
| 10 | ENABLE2 | 24 | PGND |
| 11 | VIN | 25 | PGND |
| 12 | PGND | 26 | PGND |
| 13 | VIN | 27 | PGOOD2 |
| 14 | ADDRO | 28 | PGOOD1 |

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]




| PIN | FUNCTION | PIN | FUNCTION |
|-----|-----------|-----|----------|
| 1 | VSNS1 | 15 | ADDR1 |
| 2 | VOUT1 | 16 | TRIM1 |
| 3 | PGND | 17 | SIG_GND |
| 4 | VOUT2 | 18 | TRIM2 |
| 5 | VSNS2 | 19 | SYNC |
| 6 | SMBALERT# | 20 | PGND |
| 7 | DATA | 21 | PGND |
| 8 | CLK | 22 | PGND |
| 9 | ENABLE1 | 23 | PGND |
| 10 | ENABLE2 | 24 | PGND |
| 11 | VIN | 25 | PGND |
| 12 | PGND | 26 | PGND |
| 13 | VIN | 27 | PGOOD2 |
| 14 | ADDRO | 28 | PGOOD1 |

Packaging Details

The 12V Digital Dual MicroDlynxTM2 × 6A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).

Black Dot on the label is the orientation marker for locating Pin 1 (bottom right corner)



Reel Dimensions: Outside Dimensions: Inside Dimensions: Tape Width:

330.2 mm (13.00) 177.8 mm (7.00") 44.00 mm (1.732")

2 × 6A Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6A Output Current

Surface Mount Information

Pick and Place

The2 × 6A Digital Dual MicroDlynx[™] modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 50. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The2 \times 6A Digital Dual MicroDlynx^TM modules have a MSL rating of 3

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: $< 40^{\circ}$ C, < 90% relative humidity.




Figure 51. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules*: *Soldering and Cleaning* Application Note (AN04-001).

2 × 6A Digital Dual MicroDlynx[™]: Non-Isolated DC-DC Power Modules 4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 6AOutput Current

Ordering Information

Please contact your GE Sales Representative for pricing, availability and optional features.

Table 9. Device Codes

| Device Code | Input Voltage Range | Output Voltage | Output Current | On/Off Logic | Sequencing | Comcodes |
|-------------------|------------------------|-------------------|-------------------|-----------------|------------|-----------|
| UDXS0606A0X3-SRZ | 4.5 – 14.4Vdc | 0.51 – 5.5 Vdc | 6A x 2 | Negative | No | 150037588 |
| UDXS0606A0X43-SRZ | 4.5 – 14.4Vdc | 0.51 – 5.5 Vdc | 6A x 2 | Positive | No | 150037589 |
| UDXS0606A0X3-SRDZ | 4.5 – 14.4Vdc | 0.51 – 5.5 Vdc | 6A x 2 | Negative | No | 150037590 |

Table 10. Coding Scheme

| Package Identifier | Family | Sequencing Option | Input Voltage | Output current | Output voltage | On/Off logic | Remote Sense | Opt | ions | ROHS Complianc e |
|---------------------------------------|---|--|--------------------------|-------------------|--------------------------------|---|------------------------|---|--|------------------------|
| U | D | х | S | 0606A0 | x | | 3 | -SR | -D | Z |
| P=Pico U=Micro M=Mega G=Giga | D=Dlynx Digital V = DLynx Analog. | T=with EZ Sequence X=without sequencing | Special: 4.5 – 14V | 2 × 6A | X = programm able output | 4 = positive No entry = negative | 3 = Remote Sense | S = Surface Mount R = Tape & Reel | D = 105C operating ambient, 40G operating shock as per MIL Std 810F | Z = ROHS6 |

GE Digital Non-Isolated DC-DC products use technology licensed from Power-One, protected by US patents: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US20041780A1, US2005020344, US2005023252, US2005289373A1, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US200800172080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7080265, US7249267, US72404709, US7315156, US7372682, US733527, US7394445, US7456617, US745982, US7493504, US7256660.

Outside the US the Power-One licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN11069332A, CN1124619A, CN11346682A, CN1685299A, CN1685589A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP156710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W004044718A1, W004045042A3, W004045042C1, W004062061A1, W004062062A1, W004070780A3, W004084391A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3

Contact Us

For more information, call us at

USA/Canada:

+1 888 546 3243, or +1 972 244 9288

Asia-Pacific:

+86.021.54279977*808

Europe, Middle-East and Africa: +49.89.878067-280

www.gecriticalpower.com

GE Critical Power reserves the right to make changes to the product(s) or information contained herein without notice, and no liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ge critical power manufacturer:

Other Similar products are found below :

CAR0812FPB-Z01A CP2725AC48TEZ-FB ATH030A0X3-SRPHZ EHW007A0B41Z GP100H3R48TEZ CP3000AC54TEZ UPS12438 UPS12434 UPS25512 UPS23916EBM UPSITSNMP UPS1024747 189-015 GFL631T-3 J85480S1L20Z DIGITAL_POL_EVAL_KIT SC001A2B91-SRZ UPS1500ITSIT EP1000-UTEZ J2014001L402 EP3000AC48INZ 120-601 ESTW010A0A41-HZ UPS1024746 CCR0512FPXXXZ01A CCR0512FPKITZ01A 500T058X117-122 CAR1248FPBCXZ01A CP3500AC54TEZ EQW020A0F1Z CAR1248FPBXXZ01A CAR2024FPBXXZ01A J2014004L001-CC SHELF 19SHT-162 KNW020A0F641-88Z CLP0224FPXXXZ01A SSTW005A0F41-SRZ QSVW050A0B41-HZ EBDW020A0B641-HZ AXH005A0XZ ATH006A0XZ TJT120A0X3-SZ ESTW004A2C41Z CLP0212FPEX5Z01C APTS030A0X3-SRPHZ A28F5610S PJT014A0X3-SRZ 465-069 19SHT-102 19SHT-152-1