

DIABLO15 Embedded Graphics Processor

DATASHEET

Document Revision: 2.5 Document Date: 27th September 2021

www.4dlabs.com.au

Table of Contents

1. Description
2. Features
3. Applications
4. Pin Summary
5. Pin Description
5.1. Display Interface9
5.2. SPI Interface – Memory Card10
5.3. Serial Ports – TTL Level Serial10
5.4. Audio Interface11
5.5. Touch Screen Interface12
5.6. GPIO – General Purpose IO12
5.7. System Pins13
5.8. Alternate Pin Functions14
5.9. SPI
5.10. I2C
5.11. Pulse Out
5.12. PWM Out
5.13. Pin Counter
5.14. Quadrature In
5.15. Analog Inputs
6. Diablo16 Architecture
6.1. Flash Storage & RAM Allocation20
6.2. PmmC / PmmC Loader
6.3. Display Driver
6.4. User Flash Memory Banks21
6.5. RAM (Both System and User)21
7. 4DGL – Software Language 22
8. In Circuit Serial Programming 22
9. System Registers Memory Map23
10. Memory Cards – FAT16 25
11. Hardware Tools
11.1. 4D Programming Adaptors25

11.2. Evaluation Display Modules	26
12. 4D Labs – Workshop4 IDE	26
12.1. Designer Environment	27
12.2. ViSi Environment	27
12.3. ViSi Genie Environment	27
12.4. Serial Environment	28
13. Reference Design	29
14. Package Details	30
15. PCB Land Pattern	31
16. Specifications and Ratings	32
17. Revision History	
18. Legal Notice	35
19. Contact Information	35



1. Description

The Diablo16 Processor is one of 4D Labs processor range, providing more power, more FLASH, more RAM and more features than the Picaso Processor.

The Diablo16 Processor is a custom embedded 4DGL graphics controller designed to interface with many popular OLED and LCD display panels. With its powerful graphics, text, image, and animation abilities built-in, along with numerous more features make the Diablo16 a single chip solution for a wide variety of LCD and OLED display solutions.

The Diablo16 offers a simple plug-n-play interface to many 16-bit 80-Series colour LCD and OLED displays, and is designed to work with minimal design effort as all of the data and control signals are provided by the chip to interface directly to the display. This offers enormous advantage to the designer in development time and cost saving and takes away the burden of low-level design.

Note: Please refer to <u>Section 6.3</u> for information on creating the Display Driver. Please contact Technical Support or Sales before starting.

The Diablo16 belongs to 4D Labs family of processors powered by a highly optimised soft-core virtual engine, EVE (Extensible Virtual Engine). EVE is a proprietary, high performance virtual processor with an extensive byte-code instruction set optimised to execute compiled 4DGL programs. 4DGL (4D Graphics Language) was specifically developed from ground up for the EVE engine core. It is a high-level language which is easy to learn and simple to understand yet powerful enough to tackle many embedded graphics applications.

The processor offers a comprehensive set of I/O features and can interface to SPI, I2C, serial, digital, and analog devices, and provides a wealth of features such as PWM, Quadrature, PulseOut and Pin Counter functions. Provision is also made for a dedicated PWM audio output that supports audio WAV files and complex sound generation.

All of the display built-in driver libraries implement and share the same high-level function interface. This allows your GUI application to be portable to different display controller types.

2. Features

- 6 banks of 32750 bytes of Flash memory for User Application Code and Data
- 32Kb of SRAM purely for the User.
- 16 General Purpose I/O pins for user interfacing, which include 4 configurable Analog Inputs.
- The GPIO is variously configurable for alternative functions such as:
 - 3x I2C channels available
 - 1x dedicated for SD Card and 3x configurable SPI channels available
 - 1x dedicated and 3x configurable TTL Serial comm ports available
 - Up to 6 GPIO can be used as Pin Counters
 - Up to 6 GPIO for PWM (simple and Servo)
 - Up to 10 GPIO for Pulse Output
 - Up to 14 GPIO can be configured for Quadrature Encoder Inputs (2 channels)
- FAT16 file services.
- Dedicated SPI interface for SDHC/SD memory card for multimedia storage and data logging purposes (micro-SD with up to 2GB and SDHC memory cards starting from 4GB and above). SD/uSD Card must be SPI Compatible.
- 4-Wire Resistive Touch panel interface.
- Audio support for wave files and complex sound generation with a dedicated 16-bit PWM audio output.
- 8 x 16-bit timers with 1 millisecond resolution.
- Low-cost OLED, LCD and TFT display graphics user interface solution.
- Ideal as a standalone embedded graphics processor or interface to any host controller as a graphics co-processor.
- Connect to almost any colour display that supports an 80-Series 16-bit wide CPU interface. All data and control signals are provided.
- RoHS compliant.
- Available in a 64 pin TQFP 10mm x 10mm package.




3. Applications

- General purposes embedded graphics.
- Elevator control systems.
- Point of sale terminals.
- Electronic gauges and metres.
- Test and measurement and general-purpose instrumentation.
- Industrial control and Robotics.
- Automotive system displays.
- GPS navigation systems.
- Medical Instruments and applications.
- Home appliances and Smart Home Automation.
- Security and Access control systems.
- Gaming equipment.
- Aviation systems.
- HMI with touch panels.



4. Pin Summary



		[DIABLO16 PROCESSOR PIN OUT
Pin	Symbol	I/O	Description
1	AUDIO	0	Pulse Width Modulated (PWM) Audio output. Connect this pin to a 2 stage low pass filter then into an audio amplifier.
2	XR	А	4-Wire Resistive Touch Screen Right signal. Connect this pin to XR or X+ signal of the touch panel.
3	YU	А	4-Wire Resistive Touch Screen Up signal. Connect this pin to YU or Y+ signal of the touch panel.
4	SD-SCK	0	SPI Serial Clock output. SD memory card use only. Connect this pin to the SPI Serial Clock (SCK) signal of the memory card.
5	SD-SDI	Ι	SPI Serial Data Input. SD memory card use only. Connect this pin to the SPI Serial Data Out (SDO) signal of the memory card.
6	SD-SDO	0	SPI Serial Data Output. SD memory card use only. Connect this pin to the SPI Serial Data In (SDI) signal of the memory card.
7	RESET	Ι	Master Reset signal. Connect a 4.7K pull-up resistor from this pin to VCC. Active Low
8	SD-CS	0	SD Memory-Card Chip Select. SD memory card use only. Connect this pin to the Chip Enable (CS) signal of the memory card.
19	AVCC	Ρ	Analog Positive Supply. Option 1: Connect to VCC via a 12ohm resistor, and with a 4.7uF Capacitor to AGND Option 2: Connect to VCC via an Inductor with has a resistance of less than 1ohm, and a capacity greater than 10mA, and a 4.7uF Capacitor to AGND. This option provides the best ADC noise rejection.
20	AGND	Р	Analog Ground. Connect this to GND.
9, 25, 34, 41	GND	Р	Device Ground.
10, 26, 38, 57	VCC	Р	Device Positive Supply.

I = Input, O = Output, P = Power, A = Analogue

	l	DIABLO1	L6 PROCESSOR PIN OUT (CONTINUED)
Pin	Symbol	I/O	Description
11	D5	I/O	Display Data Bus bit 5. 3.3V Tolerant.
12	D4	I/O	Display Data Bus bit 4. 3.3V Tolerant.
13	D3	I/O	Display Data Bus bit 3. 3.3V Tolerant.
14	D2	I/O	Display Data Bus bit 2. 3.3V Tolerant.
15	D1	I/O	Display Data Bus bit 1. 3.3V Tolerant.
16	D0	I/O	Display Data Bus bit 0. 3.3V Tolerant.
17	D6	I/O	Display Data Bus bit 6. 3.3V Tolerant.
18	D7	I/O	Display Data Bus bit 7. 3.3V Tolerant.
21	D8	I/O	Display Data Bus bit 8. 3.3V Tolerant.
22	D9	I/O	Display Data Bus bit 9. 3.3V Tolerant.
23	D10	I/O	Display Data Bus bit 10. 3.3V Tolerant.
24	D11	I/O	Display Data Bus bit 11. 3.3V Tolerant.
27	D12	I/O	Display Data Bus bit 12. 3.3V Tolerant.
28	D13	I/O	Display Data Bus bit 13. 3.3V Tolerant.
29	D14	I/O	Display Data Bus bit 14. 3.3V Tolerant.
30	D15	I/O	Display Data Bus bit 15. 3.3V Tolerant.
31	PA12	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
32	PA13	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
33	ТХО	0	Dedicated Asynchronous Serial port Transmit pin, TX. Connect this pin to host micro-controller Serial Receive (RX) signal. The host receives data from DAIBLO16 via this pin. This outputs 3.3V level. Processor Programming Pin.
36	PA15	I/O	General Purpose I/O. This pin is 3.3V tolerant. Special I2C Pin.
37	PA14	1/0	General Purpose I/O. This pin is 3.3V tolerant. Special I2C Pin.
39	CLK1	Ι	Device Clock input 1 of a 12MHz crystal.
40	CLK2	0	Device Clock input 2 of a 12MHz crystal.
42	RXO	I	Asynchronous Serial port Receive pin, RX. Connect this pin to host micro- controller Serial Transmit (TX) signal. The host transmits data to Diablo16 via this pin. This pin is 5.0V tolerant. Processor Programming Pin.
43	PA10	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
44	PA11	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
45	AUDIOENB	0	Audio Enable. Connect this pin to amplifier control. LOW: Disable external Audio amplifier. HIGH: Enable external Audio amplifier.
46	PA4	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
47	XL	0	4-Wire Resistive Touch Screen Left signal. Connect this pin to XL or X- signal of the touch panel.
48	YD	0	4-Wire resistive touch screen bottom signal. Connect this pin to YD or Y-signal of the touch panel.
49	PA5	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
50	PA6	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
51	PA7	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
52	PA8	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.
53	PA9	I/O	General Purpose I/O. This pin is 3.3V Level - 5.0V tolerant.

I = Input, O = Output, P = Power, A = Analogue



		Diable	o16 Processor Pin Out (continued)
Pin	Symbol	I/O	Description
54	RES	0	Display RESET. Diablo16 initialises the display by strobing this pin LOW. Connect this pin to the Reset (RES) signal of the display.
55	RS	0	Display Register Select. LOW: Display index or status register is selected. HIGH: Display GRAM or register data is selected. Connect this pin to the Register Select (RS or A0 or C/D or similar naming convention) signal of the display.
56	REF	Р	Internal voltage regulator filter capacitor pin. Connect a 4.7uF to 10uF capacitor from this pin to Ground. Position capacitor as close as possible.
58	WR	О	Display Write strobe signal. Diablo16 asserts this signal LOW when writing data to the display. Connect this pin to the Write (WR) signal of the display.
59	RD	Ο	Display Read strobe signal. Diablo16 asserts this signal LOW when reading data from the display. Connect this pin to the Read (RD) signal of the display.
60	DCENB	О	DC-DC high voltage enable signal. This maybe the high voltage that drives the LCD backlight or the OLED panel supply. High: Enable DC-DC converter. Low: Disable DC-DC converter.
61	PAO	I/O/A	General Purpose I/O pin with Analog Capability. This pin is 3.3V tolerant, with a range of 0-3.3V when used as an Analog Input
62	PA1	I/O/A	General Purpose I/O pin with Analog Capability. This pin is 3.3V tolerant, with a range of 0-3.3V when used as an Analog Input
63	PA2	I/O/A	General Purpose I/O pin with Analog Capability. This pin is 3.3V tolerant, with a range of 0-3.3V when used as an Analog Input
64	PA3	I/O/A	General Purpose I/O pin with Analog Capability. This pin is 3.3V tolerant, with a range of 0-3.3V when used as an Analog Input

I = Input, O = Output, P = Power, A = Analogue

Note: Please refer to <u>Section 5</u> for more information about these pins. All pins are 3.3V Level. Some GPIO is 5.0V tolerant (PA4 – PA13). All analog pins are 3.3V tolerant, along with PA14-PA15. Serial Port 0 (TX0, RX0) are 3.3V level, but 5V tolerant.




5. Pin Description

The DIABLO16 Processor provides both a hardware and a software interface. This section describes in detail the hardware interface pins of the device.

5.1. Display Interface

The Diablo16 supports LCD and OLED displays with an 80-Series 16-bit wide CPU data interface. The connectivity to the display is easy and straight forward. The Diablo16 generates all of the necessary timing to drive the display.



CS	RS	RD	WR	Operation
0	0	0	1	Read Display Status Register
0	0	1	0	Write Display Index Register
0	1	0	1	Read Display GRAM Data
0	1	1	0	Write Register or GRAM Data
1	Х	Х	Х	No Operation

Display Operation Table

D0-D15 pins (Display Data Bus):

The Display Data Bus (D0-D15) is a 16-bit bidirectional port and all display data writes and reads occur over this bus. Other control signals such as RW, RD and RS synchronise the data transfer to and from the display.

RS pin (Display Register Select):

The RS signal determines whether a register command or data is sent to the display.

LOW: Display index or status register is selected. **HIGH**: Display GRAM or register data is selected.

Connect this pin to the Register Select (RS) signal of the display. Different displays utilise various naming conventions such as RS, AO, C/D or similar. Be sure to check with your display manufacturer for the correct name and function.

RES pin (Display Reset):


Display RESET. Diablo16 initialises the display by strobing this pin LOW. Connect this pin to the Reset (RES) signal of the display.

DCENB pin (External DC/DC Enable):

DC-DC high voltage enable signal. This pin may drive the circuit which enables the high voltage that drives the LCD backlight or the OLED panel supply.

WR pin (Display Write):


This is the display write strobe signal. The Diablo16 asserts this signal LOW when writing data to the display in conjunction with the display data bus (D0-D15). Connect this pin to the Write (WR) signal of the display.



Item	Sym	Min	Тур	Max	Unit
Write Low Pulse	tWL	50	-	-	ns
Write High Pulse	tWH	50	-	-	ns
Write Bus Cycle Total	tWT	100	-	-	ns
Write Data Setup	tDS	25	-	-	ns

RD pin (Display Read):

This is the display read strobe signal. The Diablo16 asserts this signal LOW when reading data from the display in conjunction with the display data bus (D0-D15). Connect this pin to the Read (RD) signal of the display.



Item	Sym	Min	Тур	Max	Unit
Read Low Pulse	tRL	150	1	-	ns
Read High Pulse	tRH	150	-	-	ns
Read Bus Cycle Total	tRT	300	-	-	ns
Read Data Hold	tDH	75	-	-	ns

5.2. SPI Interface – Memory Card

The Diablo16 supports SD, micro-SD and MMC memory cards via its dedicated hardware SPI interface. The Diablo16 has 4 SPI channels, and the first is dedicated for this. The memory card is used for all multimedia file retrieval such as images, animations and movie clips, and the SPI interface is dedicated for this purpose only. The memory card can also be used as general purpose storage for data logging applications (RAW and FAT16 format support). Support is available for micro-SD with up to 2GB capacity and for high capacity HC memory cards starting from 4GB and above.



SDI pin (SPI Serial Data In):

The SPI Serial Data Input (SDI). SD memory card use only. Connect this pin to the SPI Serial Data Out (SDO) signal of the memory card.

SDO pin (SPI Serial Data Out):

The SPI Serial Data Output (SDI). SD memory card use only. Connect this pin to the SPI Serial Data In (SDI) signal of the memory card.

SCK pin (SPI Serial Clock):

The SPI Serial Clock output (SCK). SD memory card use only. Connect this pin to the SPI Serial Clock (SCK) signal of the memory card.

SDCS pin (SD Memory Card Chip Select):

SD Memory-Card Chip Select (SDCS). SD memory card use only. Connect this pin to the Chip Enable (CS) signal of the memory card.


5.3. Serial Ports – TTL Level Serial

The Diablo16 Processor has three hardware asynchronous serial ports that can be configured on a variety of the processors GPIO pins. TX/RXO is dedicated and is fixed on to pins 33 (TXO) and 43 (RXO). All of the Diablo16's serial ports can be used to communicate with external serial devices.


TX/RX0 are referred to as COM0 and is the only one used for programming the Diablo16 itself.

The primary features are:

- Full-Duplex 8-bit data transmission and reception.
- Data format: 8 bits, No Parity, 1 Stop bit.
- Independent Baud rates from 300 baud up to 2M Baud (Refer to the Internal Functions Manual for details).
- Single byte transmits and receives or a fully buffered service. The buffered service feature runs in the background capturing and buffering serial data without the user application having to constantly poll any of the serial ports. This frees up the application to service other tasks.



A single byte serial transmission consists of the start bit, 8-bits of data followed by the stop bit. The start bit is always 0, while a stop bit is always 1. The LSB (Least Significant Bit, Bit 0) is sent out first following the start bit. Figure below shows a single byte transmission timing diagram.





COMO is also the primary interface for 4DGL user program downloads and chip configuration PmmC programming. Once the compiled 4DGL application program (EVE byte-code) is downloaded and the user code starts executing, the serial port is then available to the user application. Refer to <u>Section 8</u> for more details on PmmC/Firmware programming.

TX0 pin (Serial Transmit COM0):

Dedicated Asynchronous Serial port COM0 transmit pin, TX0. Connect this pin to external serial device receive (Rx) signal. This pin is 5.0V tolerant but have 3.3V output level.

RX0 pin (Serial Receive COM0):

Dedicated Asynchronous Serial port COMO receive pin, RXO. Connect this pin to external serial device transmit (Tx) signal. This pin is 5.0V tolerant.

TX1 pin (Serial Transmit COM1):

Asynchronous Serial port COM1 transmit pin, TX1. Connect this pin to external serial device receive (Rx) signal. This can be configured to one of the GPIO pins, see table on the right.

RX1 pin (Serial Receive COM1):

Asynchronous Serial port COM1 receive pin, RX1. Connect this pin to external serial device transmit (Tx) signal. This can be configured to one of the GPIO pins, see table on the right.

TX2 pin (Serial Transmit COM2):

Asynchronous Serial port COM2 transmit pin, TX2. Connect this pin to external serial device receive (Rx) signal. This can be configured to one of the GPIO pins, see table on the right.

RX2 pin (Serial Receive COM2):

Asynchronous Serial port COM2 receive pin, RX2. Connect this pin to external serial device transmit (Tx) signal. This can be configured to one of the GPIO pins, see table on the right.

TX3 pin (Serial Transmit COM3):

Asynchronous Serial port COM3 transmit pin, TX3. Connect this pin to external serial device receive (Rx) signal. This can be configured to one of the GPIO pins, see table on the right.

RX3 pin (Serial Receive COM3):

Asynchronous Serial port COM3 receive pin, RX3. Connect this pin to external serial device transmit (Tx) signal. This can be configured to one of the GPIO pins, see table on the right.

	Diablo16 Serial TTL Comm Port							
Configuration Options								
	TX1	RX1	TX2	RX2	TX3	RX3		
PA0		✓		✓		✓		
PA1	✓	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA2		✓		✓		\checkmark		
PA3	✓	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA4	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA5	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA6	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA7	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA8	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA9	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA10		\checkmark		\checkmark		\checkmark		
PA11		✓		✓		\checkmark		
PA12	✓	\checkmark	\checkmark	\checkmark	\checkmark	~		
PA13	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA14								
PA15								

Disklad Cowiel TTL C

Note: Pins **PA0-PA3, PA14, PA15** are 3.3V tolerant only. Pins **PA4-PA13** are 5.0V tolerant but have 3.3V output level.

Please refer to the *Diablo16 4DGL Internal Functions* document for information on how to set the Diablo16 pin mappings.

5.4. Audio Interface

The audio support in the Diablo16 Processor makes it better than its peers in the Graphics processor range. PWM ensures better sound quality with a volume range of 8 to 127. A simple instruction empowers the user to execute the audio files. Audio operation can be carried out simultaneously with the execution of other necessary instructions.

For a complete list of audio commands please refer to the separate document titled <u>Diablo16 4DGL Internal</u> <u>Functions</u>.

AUDIO pin (Audio PWM output):

External Amplifier Output pin. This pin provides a 16bit DAC/PWM audio output to use with an external audio amplifier. If unused, then this pin must be left open or floating.

AUDENB pin (Audio Enable output):


External Amplifier enable pin. This pin provides ON/OFF amplifier control. If unused, then this pin must be left open or floating.

- LOW: Disable external Audio amplifier.
- HIGH: Enable external Audio amplifier.



5.5. Touch Screen Interface

The Diablo16 supports 4-Wire resistive touch panels. The diagram below shows a simplified interface between the Diablo16 and a touch panel.



XR pin (Touch Panel X-Read input):

4-Wire Resistive Touch Screen X-Read analog signal. Connect this pin to XR or X+ signal of the touch panel.

XL pin (Touch Panel X-Drive output):

4-Wire Resistive Touch Screen X Drive signal. Connect this pin to XL or X- signal of the touch panel.

YU pin (Touch Panel Y-Read input):

4-Wire Resistive Touch Screen Y-Read analog signal. Connect this pin to YU or Y+ signal of the touch panel.

YD pin (Touch Panel Y-Drive output):

4-Wire Resistive Touch Screen Y Drive signal. Connect this pin to YD or Y- signal of the touch panel.

5.6. GPIO – General Purpose IO

There are 16 general purpose Input/Output (GPIO) pins available to the user. These provide flexibility of individual bit operations along with serving collectively for byte wise operations using the BUS functions.

Diablo16 Alternate Pin Configurations General Purpose I/O						
	DIGITAL INPUT	DIGITAL OUTPUT	BUS READ	BUS WRITE	ANALOG READ	
PA0	~	\checkmark	✓	\checkmark	✓	
PA1	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
PA2	✓	~	✓	✓	✓	
PA3	✓	✓	✓	✓	✓	
PA4	✓	✓	✓	✓		
PA5	✓	✓	√	✓		
PA6	✓	✓	\checkmark	~		
PA7	✓ ✓	✓	✓	✓		
PA8	✓	✓	✓	✓		
PA9	\checkmark	✓	\checkmark	\checkmark		
PA10	\checkmark	✓	✓	~		
PA11	\checkmark	\checkmark	\checkmark	\checkmark		
PA12	✓	✓	✓	✓		
PA13	✓	✓	√	✓		
PA14	✓ ✓	✓	√			
PA15	\checkmark	\checkmark	\checkmark			

Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information.

PAO-PA3:

General purpose I/O pins or can serve as Analog Input pins. Each pin can be individually set for INPUT or OUTPUT or ANALOG. Power-Up Reset default is all INPUTS. These pins are 3.3V tolerant. Digital GPIO can source/sink 10mA. For more information see Chapter 16, 'Specifications and Ratings'.

When set as Analog Inputs, the pins have a 0 to 3.3V range and have 12-bit resolution.

For more information, see Section 5.15 Analog Inputs



PA4-PA13:

General purpose I/O pins. Each pin can be individually set for INPUT or OUTPUT. Power-Up Reset default is all INPUTS. When set as Digital Inputs, the pins are 5V tolerant. Digital GPIO can source/sink 10mA. For more information see <u>Section 16 Specifications and Ratings</u>.

PA14-PA15:

General purpose I/O pins. Each pin can be individually set for INPUT or OUTPUT. Power-Up Reset default is all INPUTS. When set as Digital Inputs, the pins are 3.3V tolerant only. Digital GPIO can source/sink 10mA. For more information see <u>Section 16 Specifications</u> and <u>Ratings</u>

5.7. System Pins

VCC pins (Device Supply Voltage):


Device supply voltage pins. These pins must be connected to a regulated supply voltage in the range of 3.0 Volts to 3.6 Volts DC. Nominal operating voltage is 3.3 Volts.

GND pins (Device Ground):

Device ground pins. These pins must be connected to system ground.

CLK1, CLK2 pins (Device Oscillator Inputs):

CLK1 and CLK2 are the device oscillator pins. Connect a 12MHz AT strip cut crystal with 22pF capacitors from each pin to GND as shown in the diagram below.



AVCC pin (Analog Supply Voltage):

This is the analog supply voltage pin.

Option 1: This pin should be connected to VCC via a 12-ohm resistor, and also have a 4.7uF capacitor to AGND.

Option 2: Connect to VCC via an Inductor with has a resistance of less than 10hm and a capacity greater than 10mA, along with a 4.7uF Capacitor to AGND. This option provides the best ADC noise rejection.

This is NOT an analog reference.

AGND pin (Analog Ground):

This is the analog ground pin. This pin should be connected directly to GND

RESET pin (Device Master Reset):

Device Master Reset pin. An active low pulse of greater than 2 micro-seconds will reset the device. Connect a resistor (1K to 10K, nominal 4.7K) from this pin to VCC. Only use open collector type circuits to reset the device if an external reset is required. This pin is not driven low by any internal conditions.

5.8. Alternate Pin Functions

Most of the GPIO pins have an alternate function other than being for General Purpose I/O. GPIO pins can be configured to be SPI, I^2C , Serial or a range of other functions.

Note: Not all pins however can be configured to be any of the alternate pin functions.

Please refer to the following tables which illustrate which pins can be associated alternative functions.

The following table illustrates which of the GPIO can be used for the four different I/O Support Functions.

Diablo16 Alternate Pin Configurations I/O Support Functions							
	PULSE OUT	PWM OUT	PIN COUNTER	QUADRATURE IN			
PA0	√			√			
PA1	\checkmark			\checkmark			
PA2	\checkmark			\checkmark			
PA3	\checkmark			\checkmark			
PA4	\checkmark	\checkmark	\checkmark	\checkmark			
PA5	\checkmark	\checkmark	\checkmark	\checkmark			
PA6	\checkmark	\checkmark	\checkmark	\checkmark			
PA7	\checkmark	\checkmark	\checkmark	\checkmark			
PA8	\checkmark	\checkmark	\checkmark	\checkmark			
PA9	\checkmark	\checkmark	\checkmark	\checkmark			
PA10				\checkmark			
PA11				\checkmark			
PA12				\checkmark			
PA13				\checkmark			
PA14							
PA15							

Note: Once a pin is allocated to an alternate function, another pin cannot also be allocated to the same alternate function.

Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on how to set the alternate pin configurations. The Alternate pin functions have been broken up into a few tables for simplification. There are communication-based functions, and I/O supportbased functions.

Further information is available in the next sections for each of the alternative pin functions.

Note: Quadrature In requires 2 Pins

The following table illustrates which of the GPIO can be used for the three different SPI channels available.

Diablo16 Alternate Pin Configurations SPI Communications									
				unic	aliu	15			
	SPI1 SDO	SPI1 SDI	SPI1 SCK	SPI2 SDO	SPI2 SDI	SPI2 SCK	SPI3 SDO	SPI3 SDI	SPI3 SCK
PA0		√			√			√	
PA1	✓	\checkmark							
PA2		✓			\checkmark			\checkmark	
PA3	✓	✓	\checkmark						
PA4	✓	✓	\checkmark	✓	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
PA5	\checkmark								
PA6	\checkmark								
PA7	\checkmark								
PA8	\checkmark								
PA9	\checkmark								
PA10		\checkmark			\checkmark			\checkmark	
PA11		~			~			~	
PA12	✓	~	\checkmark	\checkmark	~	\checkmark	\checkmark	~	\checkmark
PA13	✓	~	\checkmark	\checkmark	~	\checkmark	\checkmark	~	\checkmark
PA14									
PA15									

MOSI/MISO vs SDO/SDI naming conventions.

MOSI and MISO naming is used on many devices, where MOSI is MasterOutSlaveIn and MISO is MasterInSlaveOut.

SDI/SDO is also used on many devices and means SerialDataIn and SerialDataOut. Unlike MISO/MOSI conventions though, SDI/SDO is from the perspective of the device itself.

This table will hopefully bring clarity about how they connect together.

Diablo16	Direction	Device
SDI (MISO)	÷	SDO (MISO)
SDO (MOSI)	\rightarrow	SDI (MOSI)

MOSI connects to MOSI, and MISO connects to MISO, however SDI connects to SDO, and SDO connects to SDI. Take note so you connect your devices together correctly.



The following table illustrates which of the GPIO can be used for the three different I^2C channels available.

Diak	Diablo16 Alternate Pin Configurations I2C Communications							
	I2C1 SDA	I2C1 SCL	I2C2 SDA	I2C2 SCL	I2C3 SDA	I2C3 SCL		
PA0	✓	✓	✓	✓	✓	✓		
PA1	✓	✓	✓	✓	✓	✓		
PA2	✓	✓	\checkmark	✓	\checkmark	\checkmark		
PA3	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA4	✓	✓	\checkmark	✓	\checkmark	\checkmark		
PA5	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA6	✓	✓	\checkmark	✓	\checkmark	\checkmark		
PA7	✓	✓	\checkmark	✓	✓	\checkmark		
PA8	✓	✓	\checkmark	✓	\checkmark	\checkmark		
PA9	~	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
PA10	✓	✓	\checkmark	✓	\checkmark	\checkmark		
PA11	✓	✓	✓	✓	✓	\checkmark		
PA12	\checkmark	\checkmark	✓	\checkmark	✓	\checkmark		
PA13	✓	✓	✓	✓	✓	✓		
PA14		SPECIAL		SPECIAL		SPECIAL		
PA15	SPECIAL		SPECIAL		SPECIAL			

SPECIAL – please see Section 5.10

5.9. SPI

There are 3 user configurable SPI channels available for mapping to GPIO, for use by the user for the target application. All 3 SPI channels are Master only and cannot be configured to be slaves at this time.

The SPI Bus speed is configurable using the **SPIx_Init()** Function in 4DGL, and allows various speeds from 78.125Khz to 17.5Mhz.

<u>Please refer to the table on the previous page for</u> <u>details on which GPIO can be configured for SPI.</u>

Note: The additional SPI channel (SPI0) is dedicated to memory cards and cannot be reconfigured for alternate uses.

To map an SPI channel to a set of GPIO pins, the following 4DGL functions are used:

SPIx_SCK_pin(pin); // Map the SCK pin
SPIx_SDI_pin(pin); // Map the SDI pin
SPIx_SDO_pin(pin); // Map the SDO pin


Where 'SPIx' is substituted with SPI1, SPI2 or SPI3 accordingly, and 'pin' is the target GPIO pin compatible with that particular pin function.

Chip Select for use with SPI can be any other unused GPIO pin, configured as a Digital Output. The lowering and raising of the selected CS (GPIO) pin is done manually by the user is the 4DGL application.

Example Connection Diagram

This illustrates SPI being configured on GPIO PA4, PA6 and PA7, with user GPIO PA5 being used for the CS, and connections are to an external SPI Flash Chip.

Note: This example is an illustration of SPI connection to the Diablo16 processor. It is not the complete circuit nor illustrates best practice.



Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on how to use the SPI functions.

5.10. I2C

There are 3 user configurable I^2C channels available for mapping to GPIO, for use by the user for the target application. All 3 I^2C channels are Master only and cannot be configured to be slaves at this time.

Please refer to the table on the previous page for details on which GPIO can be configured for I^2C .

To map an I^2C Channel to a set of GPIO pins, the following 4DGL function is used:

I2Cx_Open(Speed, SCLpin, SDApin);

Where 'I2Cx' is substituted with I2C1, I2C2 or I2C3 accordingly, 'Speed' is the desired I2C Bus speed, and 'SCLpin' and 'SDApin' are the target GPIO pins compatible with that particular pin function.

Note: The normal I2C pins are PA0 to PA13, however use of these pins has a few limitations.

a) There is no slew rate control at I2C_MED


b) I2C_FAST is not truly 1MHz.

If either of these restrictions need to be addressed, a special case of SCLpin = PA14 and SDApin = PA15 exists ONLY for speeds I2C_MED (which uses slew rate control) and I2C_FAST (which is truly 1MHz)

Example Connection Diagram

This illustrates I^2C being configured on GPIO PA8 and PA9, and connections are to an external I^2C Analog Input ADC.

Note: This example is an illustration of I2C connection to the Diablo16 processor. It is not the complete circuit nor illustrates best practice.



Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on how to use the I^2C functions.

5.11. Pulse Out

Pulse Out is used to create a single pulse of set duration on the selected pin of choice, which is inverted in polarity to the current state of the pin.

This 'inversion of polarity' means if a Pin is currently held HI, and Pulse Out is executed on that Pin, the pin will pulse LO and then return to HI. Same with vice versa, if currently LO and Pulse Out is executed on that Pin, it will pulse HI and then return to LO.

This is available in both blocking and non-blocking versions.

Please refer to the table on the previous page for details on which GPIO can be configured to this.

Note: Each Pulse Out request needs at least a 1ms lead time due to the scheduling of the event with the internal 1ms timer.

To enable the Pulse Out function on a GPIO pin, the following 4DGL functions are used:


pin_Pulseout(pin, value);	//Non-Blocking
pin_PulseoutB(pin, value);	//Blocking

Where 'pin' is the target GPIO pin compatible with that particular pin function, and 'value' is the length of the pulse in milliseconds.

Example Connection Diagram

This illustrates Pulse Out being configured on GPIO PAO and is used to open an external relay via a transistor, for an application such as opening a door lock for a set duration.

Note: This example is an illustration of a PulseOut connection from the Diablo16 processor. It is not the complete circuit nor illustrates best practice.



Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on how to use the Pulse Out functions.



5.12. PWM Out

There are 6 PWM channels available to be configured by the user, with 4 time bases available for selection.

The PWM can be configured to be used in Servo Mode, or Simple Mode.

Servo Mode allows a millisecond input value with 0.01ms resolution, which runs at a frequency of approximately 50Hz or 50pps (20ms). The position of the servo is determined by the width of the pulse. Generally, 1.5ms is 90 degrees, 1ms being 0 degrees and 2ms being 180 degrees. Servos however vary, and the Diablo16 PWM control can be adjusted to suit most applications.

Simple Mode allows a percentage input value with resolution of 0.1%, which runs at a frequency of approximately 70Hz.

To enable the PWM output on a GPIO pin, the following 4DGL function is used:


PWM_Init(pin, mode, value);

Where 'pin' is the GPIO compatible with the particular pin function, 'mode' is the type of PWM to generate, and 'value' is the parameter which defined the PWM pulse itself.

Example Connection Diagram

This illustrates PWM Out being configured on GPIO PA4 and is used to open an external relay via a transistor, for an application such as dimming a lamp.

Note: This example is an illustration of I2C connection to the Diablo16 processor. It is not the complete circuit nor illustrates best practice.



Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on how to use the PWM functions.

5.13. Pin Counter

There are 6 Pin Counter channels available to be configured by the user, used to count incoming pulses with the ability to call a user function on overflow. The Pin Counter function is available for use in a variety of modes.

The counters can be read and written at any time.

Please refer to the table in <u>Section 5.8 Alternate Pin</u> <u>Functions</u> for details on which GPIO can be configured for this.

To enable the Pin Counter function on a GPIO pin, the following 4DGL function is used:


pin_Counter(pin, mode, OVFfunction);

Where 'pin' is the GPIO pin compatible with this particular function, 'mode' is the type of trigger used to count on such as Rising/Falling/Edge, and 'OVFfunction' is the user function to call when the counter overflows, if desired.

Example Connection Diagram

This illustrates Pin Counter being configured on GPIO PA8 and is used to count pulses coming from a rotation sensor for example.

Note: This example is an illustration of a PWM connection from the Diablo16 processor. It is not the complete circuit nor illustrates best practice.



Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on how to use the Pin Counter functions.



5.14. Quadrature In

There are two Quadrature Input channels available on the Diablo16 processor, which requires 2 GPIO pins each.

Please refer to the table on the previous page for details on which GPIO can be configured for Quadrature Input.

Quadrature Input allows a quadrature encoder to be connected, and the position counter and delta counter can be read at any time.

To enable the Quadrature Input function on a set of GPIO pins (2 pins required), the following 4DGL function is used:


Qencoderx(PHApin, PHBpin, mode);

Where 'Qencoderx' is substituted for Quencoder1 or Quencoder2 accordingly, 'PHApin' is the pin connected to the A Phase of the Encoder, 'PHBpin' is the pin connected to the B Phase of the Encoder, and 'mode' is not currently used so is to be set to zero (0).

Example Connection Diagram

This illustrates Quadrature input being configured on GPIO PA2 and PA3 and is used to read pulses from a quadrature encoder.

Note: This example is an illustration of a quadrature input connection to the Diablo16 processor. It is not the complete circuit nor illustrates best practice.



Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on how to use the Quadrature Input functions.

5.15. Analog Inputs

Please refer to the table in <u>Section 5.6</u> for details on which GPIO can be configured to be analog inputs.

The analog inputs on the Diablo16 have a range of 0 to 3.3V, each with a max resolution of 12-bits.

The analog inputs can be read using three modes, standard mode, averaged mode or high-speed mode.

Standard Mode results in a sample being immediately read. Standard Mode can read over 15000 values per second. Operates at 12-bit.

Averaged Mode results in a 16 sample being immediately read and their average returned. Averaged Mode can read approximately 3000 values per second. Operates at 12-bit.

Highspeed Mode collects a user specified number of samples at a user specified rate/frequency and can execute a user function when complete. The updated value updates approximately 250000 times across 1-4 channels. Operates at 10-bit.

Note: The various analog modes can interfere with the operation of the touch screen if their functions are called too frequently. It is recommended to limit the calls of the analog functions to a maximum of once every millisecond. Please refer to the Internal Functions documentation for further information on this topic. Not relevant if an external touch IC (or no touch) is used.

To enable a GPIO to be used as an Analog Input for Standard or Averaged modes, the following 4DGL function is used to set the pin:

pin_Set(mode, pin);

Where 'mode' is the desired mode defined above, either Standard or Averaged, and 'pin' is the GPIO compatible with this function which is to become an Analog Input.



For highspeed mode, the following 4DGL function is used to set the pin and define the parameters:


ana_HS(rate, samples, 1buf, 2buf, 3buf, 4buf, func);

Where 'rate' is the number of samples per second, 'samples' is the number of samples to collect per channel, '1buf' \rightarrow '4buf' are the buffer addresses for the 4 channels, and 'func' is the user function to call when the number of samples specified have been collected.

Example Connection Diagram

This illustrates an analog input being configured on GPIO PA1 and is used to read an analog temperature from a temperature sensor.


Note: This example is an illustration of an analog input connection to the Diablo16 processor. It is not the complete circuit nor illustrates best practice.



Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on the Analog Input functions.

6. Diablo16 Architecture

The figure below illustrates the Diablo16 Processor's architecture.




Diablo16 is a high-level graphics processor which runs the high level 4DGL (4D Graphics Language).

It is not a conventional microcontroller with conventional microcontroller architecture, it is a custom graphics processor and therefore low-level access to the chip is not required nor available to the User.

4DGL provides high level functions for the User and does all the low-level work in the background in a highly optimised fashion.

6.1. Flash Storage & RAM Allocation

The figure below illustrates how the FLASH and RAM are allocated in the System, and what is available for use by the system and by the user. Each area is explained in the sections following.



Loading of the PmmC, Display Driver and User Applications into their various places on the Diablo16 processor, is achieved using the Workshop4 IDE.

If a script for batch loading of the PmmC, Display Driver and/or User Applications without the use of the Workshop4 is required, there is a script utility available.

Please refer to the Application Notes section of the 4D Labs website for information on this process.

6.2. PmmC / PmmC Loader

PmmC (Personality Module Micro-Code) - this is the operating system, incorporating the EVE runtime (Extensible Virtual Engine) which has an extensive byte-code instruction set programmed via the Workshop4 Software IDE.

The PmmC Loader can be thought of like a bootloader and allows the transfer of a PmmC from the Users' PC into the System Flash storage on the Diablo16 processor.

Within the PmmC are over 450 built in functions for graphics, sound, math functions etc, no need to include libraries, or wait for hefty compile times – it's all built in.

The PmmC is in protected memory and cannot be read or damaged by inadvertent writes to illegal FLASH areas.

The PmmC may be upgraded at any time without disturbing any programs that may already exist in the 6 FLASH banks.

6.3. Display Driver

The Diablo16 is capable of interfacing with many different types of display devices. The Diablo16 has been designed for the maximum flexibility possible and therefore the Display Driver is modular, and replaceable, and separate from the PmmC.

The Display Driver may be upgraded at any time without disturbing any applications or data which may exist in the 6 FLASH banks, or the PmmC.

Loading the PmmC and/or Display Driver is achieved using our PmmC Loader tool or using the ScriptC command line tool.

Note: IMPORTANT!!! If you are wanting to use Diablo16 in a display, please contact the 4D Labs Tech Support or Sales departments, to discuss your requirements. Drivers can ONLY be created by 4D Labs, and depending on the display you have selected and the Driver IC it uses, will determine how difficult the process is. Please make contact with us BEFORE you start.

6.4. User Flash Memory Banks

The Diablo16 processor has 6 banks (Bank0 to Bank5) of Flash memory which can be utilised by the user to store application code or data, to be used by the display or stored for sending to an external device over comms.

Each of the 6 banks is 32750 bytes in size, which provides over 12x the Flash capacity of the Picaso processor.

When a user's application is written to the Flash of the Diablo16 from the Workshop4 IDE Software, the user is able to choose the destination bank for the application to be stored in.

BankO is always the bank which is loaded on start-up of the Diablo16. The bankO application can then transfer control over to one of the other banks, and the application stored in there will then run. This is achieved using the 4DGL **flash_Run()** function. Applications can freely change banks as required using this function, however a separate application (or Data) is required to reside in each bank, a single application cannot take up more than 1 bank itself. When an application from another bank is run using the **flash_Run()** function, the processor is restarted and the execution from the other bank is started.

An application in one bank can store data in another bank using 4DGL commands such as:

flash_Copy() flash_WriteBlock()

An application in one bank can store applications from microSD card and writing them to a bank for future execution using the 4DGL function **flash_LoadFile()**

An application in one bank can read data stored in another bank, such as graphics or strings stored there, and retrieve them and display them as required. Reading of data from another bank is achieved using 4DGL functions such as:

flash_GetByte() flash_GetWord() flash_putstr() flash_Blit2() flash_Blit4() flash_Blit8() flash_Blit16()

An application in a bank can erase other banks if required and can also erase itself which essentially

formats the processor. Erasing of a bank is achieved in 4DGL using the **flash_EraseBank()** function.

Note: The **flash_EraseBank()** function should be used with caution as it will permanently erase any applications and/or data stored on that bank.

Please refer to the separate document titled <u>Diablo16</u> <u>4DGL Internal Functions</u> for more information on how to read/write/erase/access and change between FLASH banks.

6.5. RAM (Both System and User)

The Diablo16 processor has two banks of RAM, one is 32kb of User RAM, and the other is a much smaller bank of System RAM which is only usable by the system, for its internal processes.

The System RAM is reserved for the system and is not accessible by the user. It is used for processes such as Audio Buffer, Intermediate File Buffers, Graphics Rendering, etc. This RAM ensures the users RAM is not taken by the system.

No matter what options are enabled by the system, or by the user to influence the system (such as the size of the audio buffer), the system will never run out of RAM and try to encroach into the users RAM space.

The Diablo16's 32768 (32kb) of User RAM is used to store variables and for user applications, sub programs etc. Sub programs and Functions stored in RAM can be released when no longer required, freeing the memory for the user.

The user has full access to this 32kb of User RAM, and all internal processes of the Diablo16 utilise only the separate System RAM.

7. 4DGL – Software Language

The Diablo16 processor belongs to a family of processors powered by a highly optimised soft-core virtual engine, EVE (Extensible Virtual Engine).

EVE is a proprietary, high performance virtualmachine with an extensive byte-code instruction set optimised to execute compiled 4DGL programs. 4DGL (4D Graphics Language) was specifically developed from ground up for the EVE engine core. It is a highlevel language which is easy to learn and simple to understand yet powerful enough to tackle many embedded graphics applications.

4DGL is a graphics oriented language allowing rapid application development, and the syntax structure was designed using elements of popular languages such as C, Basic, Pascal and others.

Programmers familiar with these languages will feel right at home with 4DGL. It includes many familiar instructions such as IF..ELSE..ENDIF, WHILE..WEND, REPEAT..UNTIL, GOSUB..ENDSUB, GOTO, PRINT as well as some specialised instructions SERIN, SEROUT, GFX_LINE, GFX_CIRCLE and many more.

For detailed information pertaining to the 4DGL language, please refer to the following documents:

<u>4DGL Programmer's Reference Manual</u> <u>Diablo16 4DGL Internal Functions</u>

To assist with the development of 4DGL applications, the Workshop4 IDE combines a full-featured editor, a compiler, a linker and a downloader into a single PCbased application. It's all you need to code, test and run your applications.

8. In Circuit Serial Programming

The Diablo16 processor is a custom graphics processor. All functionality including the high level commands are built into the chip. This chip level configuration is available as a PmmC (Personalitymodule-micro-Code) file, which can be likened to traditional Firmware. There is also a Display Driver file, which separates specific display settings from the PmmC, unlike on the Picaso processor where everything is combined.

A PmmC file contains all of the low level micro-code information (analogy of that of a soft silicon) which define the characteristics and functionality of the device. The ability of programming the device with a PmmC file provides an extremely flexible method of customising as well as upgrading it with future enhancements.

The Display Driver contains the initialisation and parameters associated with the particular display that is to be connected to the Diablo16 processor.

The PmmC file and Display Driver file can only be programmed into the device via the COMO serial port and an access to this must be provided for on the target application board. This is referred to as In Circuit Serial Programming (ICSP).

The PmmC file and Display Driver file are programmed into the device with the aid of Workshop4, the 4D Labs IDE software (See <u>Section 12</u>). To provide a link between the PC and the ICSP interface, a specific 4D Programming Cable or Adaptor is required and is available from 4D Systems.

Using a non-4D programming interface could damage your processor, and **void your warranty.**

Note: The Diablo16 processor is shipped blank and it must be programmed with both the PmmC configuration and Display Driver files.



9. System Registers Memory Map

The following tables outline in detail the Diablo16 system registers and flags.

Diablo16 System Registers and Flags					
	ADD	RESS			
LABEL	DEC	HEX	USAGE		
RANDOM_LO	32	0x20	random number generator LO word		
RANDOM_HI	33	0x21	random number generator HI word		
SYSTEM_TIMER_LO	34	0x22	1msec 32 bit free running timer LO word		
SYSTEM_TIMER_HI	35	0x23	1msec 32 bit free running timer HI word		
TIMERO	36	0x24	1msec user timer 0		
TIMER1	37	0x25	1msec user timer 1		
TIMER2	38	0x26	1msec user timer 2		
TIMER3	39	0x27	1msec user timer 3		
TIMER4	40	0x28	1msec user timer 4		
TIMER5	41	0x29	1msec user timer 5		
TIMER6	42	0x2A	1msec user timer 6		
TIMER7	43	0x2B	1msec user timer 7		
SYS_X_MAX	44	0x2C	display hardware X res-1		
SYS_Y_MAX	45	0x2D	display hardware Y res-1		
GFX_XMAX	46	0x2E	current display width-1 determined by portrait / landscape swapping		
GFX_YMAX	47	0x2F	current display height-1 determined by portrait / landscape swapping		
GFX_LEFT	48	0x30	virtual left point for most recent object		
GFX_TOP	49	0x31	virtual top point for most recent object		
GFX_RIGHT	50	0x32	virtual right point for most recent object		
GFX_BOTTOM	51	0x33	virtual bottom point for most recent object		
GFX_X1	52	0x34	clipped left point for current object		
GFX_Y1	53	0x35	clipped top point for current object		
GFX_X2	54	0x36	clipped right point for current object		
GFX_Y2	55	0x37	clipped bottom point for current object		
GFX_X_ORG	56	0x38	current X origin		
GFX_Y_ORG	57	0x39	current Y origin		
GFX_THUMB_PERCENT	75	0x4B	size of slider thumb as percentage		
GFX_THUMB_BORDER_DARK	76	0x4C	darker shadow of thumb		
GFX_THUMB_BORDER_LIGHT	77	0x4D	lighter shadow of thumb		
TOUCH_XMINCAL	78	0x4E	touch calibration value		
TOUCH_YMINCAL	79	0x4F	touch calibration value		
TOUCH_XMAXCAL	80	0x50	touch calibration value		
TOUCH_YMAXCAL	81	0x51	touch calibration value		
	82	0x52	width of currently loaded image		
IMG_HEIGHT	83	0x53	height of currently loaded image		
IMG_FRAME_DELAY	84	0x54	if image, else inter frame delay for movie		
IMG_FLAGS	85	0x55	bit 4 determines colour mode, other bits reserved		
	86	0x56	count of frames in a movie		
IMG_PIXEL_COUNT_LO	87	0x57	count of pixels in the current frame		
IMG_PIXEL_COUNT_HI	88	0x58	count of pixels in the current frame		
IMG_CURRENT_FRAME	89	0x59	last frame shown		
MEDIA_ADDRESS_LO	90	0x5A	micro-SD byte address LO		
MEDIA_ADDRESS_HI	91	0x5B	micro-SD byte address HI		
MEDIA_SECTOR_LO	92	0x5C	micro-SD sector address LO		
NOTE: These registers are accessible with peekW and pokeW functions.					



Dia	Diablo16 System Registers and Flags (continued)				
	1	RESS			
LABEL	DEC	HEX	USAGE		
MEDIA_SECTOR_HI	93	0x5D	micro-SD sector address HI		
MEDIA_SECTOR_COUNT	94	0x5E	micro-SD number of bytes remaining in sector		
TEXT_XPOS	95	0x5F	text current x pixel position		
TEXT_YPOS	96	0x60	text current y pixel position		
TEXT_MARGIN	97	0x61	text left pixel pos for carriage return		
TXT FONT ID	98	0x62	font type, 0 = system font, else pointer to user font		
TXT_FONT_MAX	99	0x63	max number of chars in font		
TXT_FONT_OFFSET	100	0x64	starting offset (normally 0x20)		
TXT_FONT_WIDTH	101	0x65	current font width		
TXT_FONT_HEIGHT	102	0x66	current font height		
GFX_TOUCH_REGION_X1	103	0x67	touch capture region		
GFX_TOUCH_REGION_Y1	104	0x68	touch capture region		
GFX_TOUCH_REGION_X2	105	0x69	touch capture region		
GFX_TOUCH_REGION_Y2	106	0x6A	touch capture region		
GFX_CLIP_LEFT_VAL	107	0x6B	left clipping point (set with gfx_ClipWindow()		
GFX_CLIP_TOP_VAL	108	0x6C	top clipping point (set with gfx_ClipWindow()		
GFX_CLIP_RIGHT_VAL	109	0x6D	right clipping point (set with gfx_ClipWindow()		
GFX_CLIP_BOTTOM_VAL	110	0x6E	bottom clipping point (set with gfx_ClipWindow()		
GFX_CLIP_LEFT	111	0x6F	current clip value (reads full size if clipping turned off)		
GFX_CLIP_TOP	112	0x70	current clip value (reads full size if clipping turned off)		
GFX_CLIP_RIGHT	113	0x71	current clip value (reads full size if clipping turned off)		
GFX_CLIP_BOTTOM	114	0x72	current clip value (reads full size if clipping turned off)		
GRAM_PIXEL_COUNT_LO	115	0x73	LO word of count of pixels in the set GRAM area		
GRAM_PIXEL_COUNT_HI	116	0x74	HI word of count of pixels in the set GRAM area		
TOUCH_RAW_X	117	0x75	12 bit raw A2D X value from touch screen		
TOUCH_RAW_Y	118	0x76	12 bit raw A2D Y value from touch screen		
GFX_LAST_CHAR_WIDTH	119	0x77	calculated char width from last call to charWidth function		
GFX_LAST_CHAR_HEIGHT	120	0x78	calculated height from last call to charHeight function		
GFX_LAST_STR_WIDTH	121	0x79	calculated width from last call to strWidth function		
GFX_LAST_STR_HEIGHT	122	0x7A	calculated height from last call to strHeight function		
PIN_COUNTER_PA4	123	0x7B	pin counter for PA4		
PIN_COUNTER_PA5	124	0x7C	pin counter for PA5		
PIN_COUNTER_PA6	125	0x7D	pin counter for PA6		
PIN_COUNTER_PA7	126	0x7E	pin counter for PA7		
PIN_COUNTER_PA8	127	0x7F	pin counter for PA8		
PIN_COUNTER_PA9	128	0x80	pin counter for PA9		
PIN_EVENT_PA4	129	0x81	pin counter rollover event for PA4		
PIN_EVENT_PA5	130	0x82	pin counter rollover event for PA5		
PIN_EVENT_PA6	131	0x83	pin counter rollover event for PA6		
PIN_EVENT_PA7	132	0x84	pin counter rollover event for PA7		
PIN_EVENT_PA8	133	0x85	pin counter rollover event for PA8		
PIN_EVENT_PA9	134	0x86	pin counter rollover event for PA9		
QEN1_COUNTER_LO	135	0x87	quadrature encoder #1 counter LO		
QEN1_COUNTER_HI	136	0x88	quadrature encoder #1 counter HI		
QEN1_DELTA	137	0x89	quadrature encoder #1 delta count		
QEN2_COUNTER_LO	138	0x8A	quadrature encoder #2 counter LO		
QEN2_COUNTER_HI	139	0x8B	quadrature encoder #2 counter HI		
QEN2_DELTA	140	0x8C	quadrature encoder #2 delta count		
FALSE_REASON	141 cible wit	0x8D	explanation 'false' results, currently only for flash_functions		
NOTE: These registers are acces	sible wit	n peekv:	v and pokeW functions.		



10. Memory Cards – FAT16

The Diablo16 Processor uses off the shelf standard SDHC/SD/micro-SD memory cards with up to 4GB capacity usable with FAT16 formatting. For any FAT file related operations, before the memory card can

be used it must first be formatted with FAT16 option. The formatting of the card can be done on any PC system with a card reader. Select the



appropriate drive and choose the FAT16 (or just FAT in some systems) option when formatting. The card is now ready to be used in the Diablo16 based application.



Diablo16 Processor also supports high capacity HC memory cards (4GB and above). The available capacity of SD-HC cards varies according to the way the card is partitioned

and the commands used to access it.

The FAT partition is always first (if it exists) and can be up to the maximum size permitted by FAT16. Windows 7 will format FAT16 up to 4GB. Windows XP will format FAT16 up to 2GB and the Windows XP command prompt will format FAT16 up to 4GB.

RMPET, a 4D Labs tool found in the Workshop4 IDE, is capable of repartitioning and formatting microSD cards to be the appropriate type and format. This should be used for all cards.

Note: A SPI Compatible SDHC/SD/micro-SD card MUST be used. Diablo16 along with other 4D Labs Processors require SPI mode to communicate with the SD card. If a non-SPI compatible SD card is used then the processor will simply not be able to mount the card.

11. Hardware Tools

The following hardware tools are required for full control of the Diablo16 Processor.

11.1. 4D Programming Adaptors

The 4D Programming Cable, uUSB-PA5-II and 4D-UPA Programming Adaptors are essential hardware tools to program, customise and test the Diablo16 Processor.

Note: Any of the 4D Programming Cable, uUSB-PA5-II or 4D-UPA Programming Adaptor can be used, along with previous generation 4D programmers too.

The 4D programming interfaces are used to program a new Firmware/PmmC, Display Driver and for downloading compiled 4DGL code into the processor. They even serve as an interface for communicating serial data to the PC.

The 4D Programming Cable, uUSB-PA5 and gen4-PA Programming Adaptor are available from 4D Systems, <u>www.4dsystems.com.au</u>

Using a non-4D programming interface could damage your processor, and **void your Warranty.**



4D Programming Cable



uUSB-PA5-II Programming Adaptor



4D-UPA Programming Adaptor

11.2. Evaluation Display Modules

4D Systems has a number of modules available which can be used for evaluation purposes or equally as final products, to discover what the Diablo16 processor has to offer.



gen4-uLCD-70DT – 7.0" Resistive Touch Diablo16 Intelligent Display Module



gen4-uLCD-43DT – 4.3" Resistive Touch Diablo16 Intelligent Display Module



gen4-uLCD-35DT – 3.5" Resistive Touch Diablo16 Intelligent Display Module

Other modules will also be available. Please contact 4D Systems for more information, or visit the 4D Systems website, <u>www.4dsystems.com.au</u>

12. 4D Labs – Workshop4 IDE

Workshop4 is a comprehensive software IDE that provides an integrated software development platform for all of the 4D family of processors and modules. The IDE combines the Editor, Compiler, Linker and Downloader to develop complete 4DGL application code. All user application code is developed within the Workshop4 IDE.

	the state of the second se		Recent	
Open			BUFFEREDTX.40G	6/96/2018 1/32 A.M.
Record			C:(ProgramDetal/Decumental)4D Labe/PEC CONINS/DUMERED TX.400	ASD GP101/930ASD-525396
		AD EVETENAE	CONCHECK-4DG	6/05/2010 1/12 am
	V	4D SYSTEMS	COMPONIESCON CHECK-ING LAKe (PCC COMM 9/COM CHECK-ING	ASD GPUT/PECKSO - SERBIL
Low P	The second second second		SLIDETRACK.40VISI	6/11/2912 1:59 p.m.
			Cifrograndetellecomente/+D LaberPro	eo vie/slatenco.ens
Excessor 1			SWITCHANDKNOB.4DVISI	11/11/2011 5:52 p.m.
		and the second		sa vis/50/704068064649
	WORK	SHOP Version 4.0.2.1	MP3-Player.4DVISi	411,2912 1.04 p.m.
Prest Settap			CitrogranDeta/Decomentariet Labolito	so Visi/PP3 Riye (Dits
			FANCYBUTTONS.4DVISI	21/12/2111 1-01 p.m.
	ন্থ	Create a new Project	CiprogramDatalDecumenta/HD LabelPro	RO VIEIPHIC BUTTORGADUS
Options	0		MP3-Player.40VISi	4/11/2012 1:34 p.m.
Heb			Chines Public Docurrent (40 Labor/Ico	es viu?/#5-Rept-AD/G
			James Test, 40ViSi	27/10/2912 1147 p.m.
Sargies	-	Create a new Project		so Vo/JaneSist40VS
Ext		Create a new Project Start building a new program using the same wrthings an year last used (Vrair Came	SWITCHANDIONOB.4DVISI	10/11/2011 5:52 p.m.
			CilhogranDetriDecomenta(HD LabelPro	IN A MARCHINE AND A MARCHINE AND A
			SLIDETRACK.4dg	22/39/2912 2:42 p.m.
			DifrogramData/Documenta/HD Labs/Pro	

The Workshop4 IDE supports multiple development environments for the user, to cater for different user requirements and skill level.

- The Designer environment enables the user to write 4DGL code in its natural form to program the 4D processor of choice.
- A visual programming experience, suitably called ViSi, enables drag-and-drop type placement of objects to assist with 4DGL code generation and allows the user to visualise how the display will look while being developed.
- An advanced environment called ViSi-Genie doesn't require any 4DGL coding at all, it is all done automatically for you. Simply lay the display out with the objects you want, set the events to drive them and the code is written for you automatically. ViSi-Genie provides the latest rapid development experience from 4D Labs.


The Workshop4 IDE is available from the 4D Labs website. <u>www.4dlabs.com.au</u>

For a comprehensive manual on the Workshop4 IDE Software along with other documents, refer to the documentation from the 4D Systems website, on the Workshop4 product page.

12.1. Designer Environment

Choose the Designer environment to write 4DGL code in its raw form.


The Designer environment provides the user with a simple yet effective programming environment where pure 4DGL code can be written, compiled and downloaded to the Diablo16.



12.2. ViSi Environment

ViSi was designed to make the creation of graphical displays a more visual experience. It is a great software tool that allows the user to see the instant results of their desired graphical layout.

Additionally, there is a selection of inbuilt dials, gauges and meters that can simply be placed onto the simulated module display. From here each object can have its properties edited, and at the click of a button all relevant 4DGL code associated with that object is produced in the user program. The user can then write 4DGL code around these objects to utilise them in the way they choose.



12.3. ViSi Genie Environment

ViSi Genie is a breakthrough in the way 4D Labs' graphic processors are programmed. It is an environment like no other, a code-less programming environment that provides the user with a rapid visual experience, enabling a simple GUI application to be 'written' from scratch in literally seconds.

ViSi Genie does all the background coding, no 4DGL to learn, it does it all for you.

Pick and choose the relevant objects to place on the display, much like the ViSi Environment, yet without having to write a single line of code. Each object has parameters which can be set, and configurable events to animate and drive other objects or communicate with external devices.

Simply place an object on the screen, position and size it to suit, set the parameters such as colour, range, text, and finally select the event you wish the object to be associated with, it is that simple.

In seconds you can transform a blank display into a fully animated GUI with moving sliders, animated press and release buttons, and much more. All without writing a single line of code!

ViSi Genie provides the user with a feature rich rapid development environment, second to none.

Weikahey 4 - SOLNDPLAYERCULCD 32P	T, PORTAIT)
Site Home West Tools Comms Project	2
New Open Service Fred	en Medea
Tunid	Citer Internet
	Form Form?
Pro Dian	Object Form0 *
	Properties Events
	Inspecty tube
To PTy House The	Boton Inope
	Color BLACK Trage auto trag
- Hig Space	E Source
acot Line1 Cett	




12.4. Serial Environment

The Serial environment in the Workshop4 IDE provides the user the ability to transform the Diablo16 into a slave serial graphics controller.

This enables the user to use their favourite microcontroller or serial device as the Host, without having to learn 4DGL or program in a separate IDE. Once the Diablo16 is configured and downloaded to from the Serial Environment, simple graphic commands can be sent from the users host microcontroller to display primitives, images, sound or even video.


Refer to the *Diablo16 Serial Command Set Reference Manual* from the Workshop4 product page on the 4D Labs website for a complete listing of all the supported serial commands



13. Reference Design

14. Package Details

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Overall Length

Lead Thickness

Lead Width

Molded Package Width

Molded Package Length

Mold Draft Angle Top

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

D

E1

D1

С

b

α

β

0.09

0.17

11°

11°

12.00 BSC

10.00 BSC

10.00 BSC

0.22

12°

12°

0.20

0.27


13°

13°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

15. PCB Land Pattern



RECOMMENDED LAND PATTERN

	MILLIM	ETERS		
Dimension	MIN	NOM	MAX	
Contact Pitch	ontact Pitch E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

16. Specifications and Ratings

ABSOLUTE MAXIMUM RATINGS

Operating ambient temperature	40°C to +85°C
Storage temperature	65°C +150°C
Voltage on VCC with respect to GND	-0.3V to 4.0V
Maximum current out of GND pin	
Maximum current into VCC pin	
Maximum current sunk/sourced by any pin	
Maximum current sunk/sourced by all ports	200.0mA
Total power dissipation	1.0W + I/O Load

NOTE: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the recommended operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Conditions	Min	Тур	Max	Units
Supply Voltage (VCC)		3.0	3.3	3.6	V
Operating Temperature		-40		+85	°C
External Crystal (Xtal)			12.00		MHz
Input Low Voltage (VIL)	VCC = 3.3V, all pins	VGND		0.2VCC	V
Input High Voltage (VIH)	VCC = 3.3V, non 5V tolerant pins	0.8VCC		VCC	V
Input High Voltage (VIH)	PA4-PA13 GPIO, RX0 and TX0 pins	0.8VCC		5.5	V

GLOBAL CHARACTERISTICS BASED ON OPERATING CONDITIONS								
Parameter	Conditions	Min	Тур	Max	Units			
Supply Current (ICC)	VCC = 3.3V		70		mA			
Internal Operating Frequency	Xtal = 12.00MHz		70.00		MHz			
Output Low Voltage (VOL)	VCC = 3.3V, IOL <= 10mA			0.4	V			
Output High Voltage (VOH)	VCC = 3.3V, IOL >= -10.0mA	2.4			V			
Capacitive Loading	CLK1, CLK2 pins			15	pF			
Capacitive Loading	All other pins			50	рF			
Flash Memory Endurance	Programming		10000		E/W			

ANALOG TO DIGITAL MODULE SPECIFICATION								
Parameter	Conditions	Min	Тур	Max	Units			
A/D Converter Resolution	PAO-PA3(pin_Read) XR, YU pins (Resistive Touch)			12	bits			
	PAO-PA3(ana_HS)			10	bits			
	PA0-PA3(pin_Read)	-2		+2	LSb			
A/D Integral Nonlinearity	PAO-PA3(ana_HS)	-1.5		+1.5	LSb			
A/D Differential Nonlinearity	PAO-PA3	>-1		<1	LSb			
	PA0-PA3(pin_Read)	2	3	7	LSb			
A/D Gain Error	PAO-PA3(ana_HS)	1	5	6	LSb			
	PA0-PA3(pin_Read)	2	3	5	LSb			
A/D Offset Error	PAO-PA3(ana_HS)	1	2	5	LSb			
	PA0-PA3(pin_Read)			-75	dB			
A/D THD	PAO-PA3(ana_HS)			-64	dB			
A/D Signal to Noise +	PA0-PA3(pin_Read)	68.5	69.5		dB			
Distortion	PAO-PA3(ana_HS)	57	58.5		dB			
A/D Spurious Free Dynamic	PA0-PA3(pin_Read)	80			dB			
Range	PAO-PA3(ana_HS)	72			dB			
A /D Effective Decelution Dite	PA0-PA3(pin_Read)	11.09	11.3		Bits			
A/D Effective Resolution Bits	PAO-PA3(ana_HS)	9.16	9.4		Bits			

ORDERING INFORMATION

Order Code: Diablo16 Package: TQFP-64, 10mm x 10mm Packaging: Trays of 160 pieces

17. Revision History

Revision Number	Date	Description
1.6	05/10/2015	Corrected issues with GPIO descriptions and voltage tolerances in the
		Pinout Table.
		Corrected issues with voltage tolerances in Specification table.
		Updated Evaluation Module listing.
		Updated Reference Schematic.
1.7	06/10/2015	Corrected detail about PA14/PA15 – these are capable of being GPIO, not
		just Input Only.
1.8	12/08/2016	Added detail to section 6.3 – Display Driver
2.0	01/05/2017	Updated formatting and contents
2.1	21/03/2019	Updated formatting and minor content changes
2.2	11/11/2019	Corrected issues with voltage tolerance in Serial Ports – voltage
		tolerance depends on GPIO pin used.
2.3	08/03/2021	Added detail for A/D module specifications
2.4	22/09/2021	Fixed incorrect note about 600K max baud, should be 2M baud
2.5	27/09/2021	Added MOSI/MISO vs SDO/SDI explanation and table in Section 5.8

18. Legal Notice

Proprietary Information

The information contained in this document is the property of 4D Labs Semiconductors and may be the subject of patents pending or granted, and must not be copied or disclosed without prior written permission.

4D Labs Semiconductors endeavours to ensure that the information in this document is correct and fairly stated but does not accept liability for any error or omission. The development of 4D Labs Semiconductors products and services is continuous and published information may not be up to date. It is important to check the current position with 4D Labs Semiconductors. 4D Labs Semiconductors reserves the right to modify, update or makes changes to Specifications or written material without prior notice at any time.

All trademarks belong to their respective owners and are recognised and acknowledged.

Disclaimer of Warranties & Limitation of Liability

4D Labs Semiconductors makes no warranty, either expressed or implied with respect to any product, and specifically disclaims all other warranties, including, without limitation, warranties for merchantability, non-infringement and fitness for any particular purpose.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

Images and graphics used throughout this document are for illustrative purposes only. All images and graphics used are possible to be displayed on the 4D Labs Semiconductors range of products, however the quality may vary. In no event shall 4D Labs Semiconductors be liable to the buyer or to any third party for any indirect, incidental, special, consequential, punitive or exemplary damages (including without limitation lost profits, lost savings, or loss of business opportunity) arising out of or relating to any product or service provided or to be provided by 4D Labs Semiconductors, or the use or inability to use the same, even if 4D Labs Semiconductors has been advised of the possibility of such damages.

4D Labs Semiconductors products are not fault tolerant nor designed, manufactured or intended for use or resale as on line control equipment in hazardous environments requiring fail – safe performance, such as in the operation of nuclear facilities, aircraft navigation or communication systems, air traffic control, direct life support machines or weapons systems in which the failure of the product could lead directly to death, personal injury or severe physical or environmental damage ('High Risk Activities'). 4D Labs Semiconductors and its suppliers specifically disclaim any expressed or implied warranty of fitness for High Risk Activities.

Use of 4D Labs Semiconductors' products and devices in 'High Risk Activities' and in any other application is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless 4D Labs Semiconductors from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any 4D Labs Semiconductors intellectual property rights.

19. Contact Information

For Technical Support: www.4dlabs.com.au/contact For Sales Support: sales@4dlabs.com.au Website: www.4dlabs.com.au

Copyright 4D Labs Semiconductors 2000-2021.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Processors - Application Specialised category:

Click to view products by 4D Systems manufacturer:

Other Similar products are found below :

T1042NSE7MQB T1042NSE7PQB T1040NXE7MQB T1042NSN7PQB CMT2110A CMT2150A CMT2219A CMT2210A CMT2217A CMT2257AW-EQR E-100-21H HT12E AGB75LC04-QU-E CMT2157B-ESR CMT2300AW-EQR OMAP3503ECBB OMAP3503ECBBA OMAP3503ECUS OMAP3515ECBBA OMAP3530ECBBA OMAP3530ECUS BM94803AEKU-Z LS1027AXN7PQA LS1027AXE7PQA OMAP3530DCUS XOMAP3515BCBB XOMAP3525BCBB XOMAP3503BCBB