

# MTCH650/2

### Programmable Voltage Boost with Built-in Level Shifters and Serial Interface with Output Enable

#### **MTCH652 Features:**

- 19 High Voltage I/O Lines
- Built-in Boost
- Internal Switch
- 1.8V to 5.5V Input Operating Range
- Low Quiescent Current: <200 µA</li>
- Low Shutdown Current: 1.5 µA, typical
- Up to 50 mA Output Current, at VIN = 3.6V and VOUT = 12V
- The Boost is Driven by an External PWM Allowing for Greater Boost Flexibility
- Selectable Output Voltage Range: 6V, 8V, 10V, 12V, 14V, 16V and 18V
- Selectable Current Limiting
- · Selectable Soft Start
- High-Speed SPI Interface:
- 1 MHz max.
- Output Enable (OE) Independent of SPI Interface
- Built-in Discharge Circuit


#### FIGURE 1: 28-PIN SOIC, SSOP DIAGRAM

#### MTCH650 Features:

- 21 High Voltage I/O lines
- 1.8V to 5.5V Input Operating Range
- Low Quiescent Current: <200 μA</li>
- Low Shutdown Current: 1.5 µA typical
- Up to 100 mA Output Current with 5 mA per OUTxx Channel
- Output Enable (OE) Independent of SPI Interface
- 3.6 to 18V External VPPIN Range

#### Package Type:

- 28-pin SOIC, SSOP
- 28-pin UQFN (4x4)



# MTCH650/2




TABLE 1:	BLE 1: PIN FUNCTION TABLE FOR MTCH650				
I/O	28-Pin SOIC/SSOP	28-Pin UQFN	Description		
Vss	21	24	Electrical ground or GND		
Vdd	22	25	Input Voltage Pin		
VPP	_	_	Boost Voltage Output		
VPPIN	23	26	Boost Voltage Input		
LC	_	_	Inductor Boost Connection		
OE	8	11	Digital Input (ST)		
LE	9	12	Digital Input (ST)		
DIN	10	13	Digital Input (ST)		
CLK	11	14	Digital Input (TTL)		
OSCIN	—	—	Digital Input (TTL)		
OUT00	4	7	HV Analog Output		
OUT01	3	6	HV Analog Output		
OUT02	2	5	HV Analog Output		
OUT03	1	4	HV Analog Output		
OUT04	27	2	HV Analog Output		
OUT05	26	1	HV Analog Output		
OUT06	25	28	HV Analog Output		
OUT07	24	27	HV Analog Output		
OUT08	20	23	HV Analog Output		
OUT09	19	22	HV Analog Output		
OUT10	18	21	HV Analog Output		
OUT11	17	20	HV Analog Output		
OUT12	16	19	HV Analog Output		
OUT13	15	18	HV Analog Output		
OUT14	14	17	HV Analog Output		
OUT15	13	16	HV Analog Output		
OUT16	12	15	HV Analog Output		
OUT17	7	10	HV Analog Output		
OUT18	6	9	HV Analog Output		
OUT19	5	8	HV Analog Output		
OUT20	28	3	HV Analog Output		

#### TABLE 1:PIN FUNCTION TABLE FOR MTCH650

#### INPUT VOLTAGE (VDD)

Connect the input voltage to VDD. This pin must be decoupled to GND with a recommended 1  $\mu f$  minimum capacitor.

#### BOOST VOLTAGE INPUT (VPPIN)

Boost input voltage must be decoupled to GND with recommended 1  $\mu f$  minimum capacitor.

#### OUTPUT ENABLE INPUT (OE)

When OE is set to logic '0', all output latches (OUTxx) are GND. When OE is set to logic '1', all output latches that are set to drive '1' will output the boost voltage level. The OE state is ignored and all OUTxx are high-impedance (High Z) during shutdown or soft-start transient.

#### LATCH ENABLE INPUT (LE)

Latch Enable Input (LE) is the active-low latch input used for latching-in serial data. Serial data is ignored unless LE is logic '0'. After clocking serial data, the data is internally latched when LE changes from logic '0' to logic '1'.

SERIAL DATA INPUT (DIN)

Serial data input.

SERIAL DATA CLOCK INPUT (CLK)

Serial data clock input.

HV OUTPUT (OUTXX)

High-voltage output pins.

TABLE 2:	PIN FUNCTION TAB	LE FOR MTCH652	2
I/O	28-Pin SOIC/SSOP	28-Pin UQFN	Description
Vss	21	24	Electrical ground or GND
Vdd	22	25	Input Voltage Pin
VPP	23	26	Boost Voltage Output
VPPIN	_	_	Boost Voltage Input
LC	28	3	Inductor Boost Connection
OE	8	11	Digital Input (ST)
LE	9	12	Digital Input (ST)
DIN	10	13	Digital Input (ST)
CLK	11	14	Digital Input (TTL)
OSCIN	7	10	Digital Input (TTL)
OUT00	4	7	HV Analog Output
OUT01	3	6	HV Analog Output
OUT02	2	5	HV Analog Output
OUT03	1	4	HV Analog Output
OUT04	27	2	HV Analog Output
OUT05	26	1	HV Analog Output
OUT06	25	28	HV Analog Output
OUT07	24	27	HV Analog Output
OUT08	20	23	HV Analog Output
OUT09	19	22	HV Analog Output
OUT10	18	21	HV Analog Output
OUT11	17	20	HV Analog Output
OUT12	16	19	HV Analog Output
OUT13	15	18	HV Analog Output
OUT14	14	17	HV Analog Output
OUT15	13	16	HV Analog Output
OUT16	12	15	HV Analog Output
OUT17	6	9	HV Analog Output
OUT18	5	8	HV Analog Output
OUT19	_	_	HV Analog Output
OUT20	_	_	HV Analog Output

#### ELINCTION TABLE FOR MTCH652

#### INPUT VOLTAGE (VDD)

Connect the input voltage to VDD. This pin must be decoupled to GND with a recommended 1  $\mu f$  minimum capacitor.

#### BOOST VOLTAGE OUTPUT (VPP)

Boost output voltage must be decoupled to GND with a recommended 1 µf minimum capacitor.

#### BOOST INDUCTOR INPUT (LC)

The Boost Inductor Input must be decoupled to GND on the VDD side with a recommended 1  $\mu$ f minimum capacitor.

#### OUTPUT ENABLE INPUT (OE)

When OE is set to logic '0', all output latches (OUTxx) are GND. When OE is set to logic '1', all output latches that are set to drive '1' will output the boost voltage level. The OE state is ignored and all OUTxx are high-impedance (High Z) during shutdown or soft-start transient.

#### LATCH ENABLE INPUT (LE)

Latch Enable Input (LE) is the active-low latch input used for latching-in serial data. Serial data is ignored unless LE is logic '0'. After clocking serial data, the data is internally latched when LE changes from logic '0' to logic '1'.

#### SERIAL DATA INPUT (DIN)

Serial data input.

SERIAL DATA CLOCK INPUT (CLK)

Serial data clock input.

PWM INPUT (OSCIN)

PWM input signal for boost.

HV OUTPUT (OUTXX)

High-voltage output pins.

#### Table of Contents

1.0	Device Overview	8
	Power-on Reset (POR)	
3.0	Serial Interface	10
4.0	Voltage Boost Interface	13
5.0	Application Information	14
6.0	Application Example	16
7.0	Electrical Specifications	18
8.0	Typical Performance Curves	24
9.0	Packaging Information	26
The Mi	crochip Web Site	37
Custon	ner Change Notification Service	37
Custon	ner Support	37
Produc	t Identification System	38

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### 1.0 DEVICE OVERVIEW


MTCH652 is a compact boost converter, with up to 19 level shifters, which provides an easy-to-use solution for driving High Voltage (HV) outputs. MTCH650 is a line driver device, with 21 level shifters available.

The devices contain a Configuration register (CONFIG) and a data (DATA) register. The CONFIG register can be adjusted using the SPI interface, allowing for voltage changes during application time. The CONFIG register sets the output voltage, the current limit and the Soft Start settings. The DATA register configures the 19/21 bit output mask for the HV output latches. The Output Enable (OE) allows for efficient cycling of the boost voltage on the HV output latches without the delay of setting HV output latches via the serial interface. The HV output latches are set to '0' when Output Enable (OE) is '0'. The HV output latches are set to the output mask when OE is '1'.


MTCH650/2 require only a 3-wire serial interface, latch enable (LE) and two capacitors. MTCH652 requires an additional PWM and a small inductor. The PWM is used to drive the boost and allows flexibility in duty cycle and frequency. The selectable internal Soft Start limits initial in-rush currents, preventing system brownouts.

Note: While MTCH650 and MTCH652 are very similar, MTCH650 does not include a built-in boost circuit. MTCH650 will require an external boost voltage device, such as MCP16301 or the output of the MTCH652.

#### FIGURE 1-1: FUNCTIONAL BLOCK DIAGRAM FOR MTCH650



#### FIGURE 1-2: FUNCTIONAL BLOCK DIAGRAM FOR MTCH652



#### 2.0 POWER-ON RESET (POR)

The on-chip POR circuit holds the device in a Reset state until VDD has reached VPOR. The POR is not configurable.

All latches are cleared when POR is active. When VDD is below VPOR, the internal shift register will reset to all '0's.

#### 3.0 SERIAL INTERFACE

The serial interface allows configuration of MTCH650/ 2 during operation. The clock and serial data stream are used to configure a 3-byte wide shift register prior to latching the desired data using Latch Enable (LE) input.

#### 3.1 Loading Data

The shift register is three bytes wide and shifts data from right to left. Therefore, data must be entered in *MSB first to LSB last* sequence, starting with the leading dummy bits set to zero if necessary.

The Data Word selects which HV outputs (OUTxx) are to be cycled with Output Enable (OE).

The Configuration Word sets the shutdown state, boost voltage, current limit and other miscellaneous options.


In addition, Latch Enable (LE) can serve as a chipselect. A high state on LE disables the input shift registers, allowing for sharing of the SPI bus.

The shift register is written using a clock input, CLK, and a data input, DIN. Data is read on the falling CLK edge. The master loads DIN when CLK is high. The MTCH650 will latch DIN data value on the CLK falling edge.

The contents of the shift register are then loaded into the latches using the latch enable input, LE. The LE signal is asynchronous to the clock. Data is latched on the rising edge of LE. The LE is also a chip-select. If LE is held high, then the device will not accept new serial data. The falling edge of LE re-enables data input and resets the shift register, allowing new data to be clocked-in.

In User mode, latched values are held until overwritten by new data or a POR event occurs.

See Figure 3-1 for details.



#### FIGURE 3-1: SERIAL TIMING INTERFACE

#### 3.2 Configuration Word

The Configuration Word is selected by setting the LSB of the data stream to '0'. In User mode, using the MTCH652, the output voltage and current limit of the boost circuit can be selected.

Complete Configuration Word documentation can be found in Register 3-1.

#### 3.3 Data Word

The Data Word consists of three bytes of data which set the 21 output pins of the MTCH650, or 19 output pins of the MTCH652, low or high. The Data Word is selected by setting the LSB of the data stream to '1'.

Complete Data Word documentation can be found in Register 3-2.

REGISTER 3	-1: CONF	IGURATION	WORD REG	ISTER			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 23					L		bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	_	_	_	_	_		ILIMDIS
bit 15					•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VCMPSEN	SSDIS	ILIM1	ILIM0	VOUT2	VOUT1	VOUT0	SELECT
bit 7		·		-	•		bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 23-9	-	nted: Read as '					
bit 8	ILIMDIS: Dis	able Current Li	mit bit <sup>(1)</sup>				
		limiting enabled		ation)			
		limiting disable			<b>-</b>		
bit 7				Release to OS			
				peration). When	n target VPP	is achieved, b	oost regulator
	<ul> <li>switches off asynchronously to OSCIN</li> <li>1 = Synchronization enabled. When target VPP is achieved, boost regulator switches off c edge of OSCIN.</li> </ul>					s off on rising	
bit 6	•	ble Soft Start bi	t(1)				
		t enabled (norr t disabled, part		g the current lin	nit set by ILIM<	<1:0>	
bit 5-4		urrent Limit Se		-	-		
	00 <b>= 200 mA</b>						
	01 = 600 mA						
	10 = 1A 11 = Over 1.5	54					
bit 3-1		Boost Voltage	Select hits				
bit 5-1	MTCH652:	boost voltage					
	000 = Shutdown state, Outputs (OUTxx) High-Impedance 001 = 6V 010 = 8V 011 = 10V 100 = 12V						
	101 = 14V						
	110 <b>= 16V</b>						
	111 <b>= 18V</b>						
	MTCH650:						
	000 = Shutdo	own state, Outp Normal mode	outs (OUTxx) H	High-Impedance	e		
Note 1: OU	T19 and OUT2	20 only implem	ent on MTCH6	650.			

#### REGISTER 3-1: CONFIGURATION WORD REGISTER

#### REGISTER 3-1: CONFIGURATION WORD REGISTER

bit 0 SELECT: Select Configuration Word or Data Word bit

- 0 = Configuration Word selected
- 1 = Data Word selected

Note 1: OUT19 and OUT20 only implement on MTCH650.

#### REGISTER 3-2: DATA WORD REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	OUTSEL20	OUTSEL19	OUTSEL18	OUTSEL17	OUTSEL16	OUTSEL15
bit 23							bit 16

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OUTSEL14	OUTSEL13	OUTSEL12	OUTSEL11	OUTSEL10	OUTSEL9	OUTSEL8	OUTSEL7
bit 15							bit 8

R/W-0	R/W-0						
OUTSEL6	OUTSEL5	OUTSEL4	OUTSEL3	OUTSEL2	OUTSEL1	OUTSEL0	SELECT
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-22 Unimplemented: Read as '0'

Γ.

bit 21-1 OUTSEL<20:0>: Set Output Latches High or Low bits <sup>(1)</sup>

1 = OUT\_nn set high

0 = OUT\_nn set low

bit 0 SELECT: Select Configuration Word or Data Word bit

0 = Configuration Word selected

1 = Data Word selected

**Note 1:** OUT19 and OUT20 are implemented only on MTCH650.

#### 4.0 VOLTAGE BOOST INTERFACE

MTCH652 includes a voltage boost circuit which generates selectable High Voltage (HV) from VDD using modulated input signal in combination with external inductance and capacitance. The switch and diode are built into the device.

#### 4.1 Boost Connections

4.1.1 INPUTS

OSCIN – a modulated input signal typically derived from a PWM. The duty cycle range is typically from 60 to 90%.

VOUT<2:0> – 3-bit output voltage-select settings. Refer to Register 3-1 for configuration details.

ILIM<1:0> – 2-bit current-limit setting used to limit the maximum current the boost can draw to prevent brown-out of current-limited power supplies. Refer to Register 3-1 for configuration details.

VPPIN – HV input on MTCH650.

#### 4.1.2 OUTPUTS

VPP – HV output of the boost circuit on MTCH652.

LC – Connection for both external inductor and external capacitor for the boost circuit on MTCH652.

#### 4.2 Boost Operation

Under normal operation, OSCIN modulates the gate of the internal switching transistor to build up energy in the LC and raise VPP. The internal circuitry regulates the boost voltage based on the configuration for VOUT<2:0> and ILIM<1:0>. VOUT and ILIM can be changed by the user via the serial interface.

#### 4.3 Soft Start

The boost circuit is equipped with an automatic soft-start feature. This soft-start feature prevents a high initial in-rush current from pulling down the power supply, which will result in a brown-out condition. The current is limited to approximately 200 mA during the initial 16384 OSCIN cycles or about 16 ms with 1 MHz OSCIN frequency after enabling the boost circuit.

After the soft start has timed-out, the current limit reverts to the value selected by the ILIM<1:0> setting.

Disable soft start by setting SSDIS = 1.

#### 4.4 VPP Discharge

When the value of VOUT<2:0> is changed to a lower voltage and the circuit is active, the VPP discharge transistor is enabled until the lower new VOUT is reached. This quickly reduces VPP to the new value. If VOUT<2:0> is changed from a lower to higher voltage, VPP discharge has no effect.

© 2014 Microchip Technology Inc.

#### 5.0 APPLICATION INFORMATION

#### 5.1 Input Capacitor Selection

Using an input bypass capacitor reduces peak current transients drawn from the input supply and also reduces switching noise generated by the boost. Typically, a ceramic low ESR X5R or X7R capacitor between 1  $\mu$ F to 10  $\mu$ F is acceptable.

In applications that are extremely sensitive to high frequency noise, smaller caps with higher operational bandwidth may be placed in parallel with standard recommended values. In applications using much lower than an 1 MHz switching frequency, or in cases with >1A peak inductor currents, larger cap sizes may also be placed in parallel with the standard values.

#### 5.2 Output Capacitor Selection

The output capacitor helps to provide a stable output voltage during sudden load transients and reduces output voltage ripple. As with the input capacitor, X5R and X7R ceramic capacitors are well suited for this application. Typical values are 1  $\mu$ F to 10  $\mu$ F.

Note:	Increasing the capacitance value will
	increase the rise and fall times when
	switching between boost voltages.

#### 5.3 Inductor Selection

MTCH652 can be used with small surface mount inductors. Typical inductance values are  $1 \,\mu$ H to  $10 \,\mu$ H.

Note:	An	inductance	value	of	2.2	μH	is
	reco	ommended fo	r initial	eval	uatior	٦.	

Several parameters are used to select the correct inductor, maximum rated current, saturation current and copper resistance (ESR). The input current can be much higher than the output current using a boost converter device. A lower ESR value will yield a higher efficiency rate for the converter, which is a common trade-off in component size versus efficiency.

The saturation current specifies a point at which the inductance has rolled off a percentage of the rated value. This can range from 20% to 40% reduction in inductance. As the inductance rolls off, the inductor current increases, as does the peak switch current. It is important to keep the inductance from rolling off too much, causing the switch current to reach the peak limit.

Basic inductor selection is based on a DCR < 0.25  $\Omega$  and I<sub>SAT</sub> > 1.5 x ILIM or 1.5 x IPK (L) (whichever is greater), where ILIM = selected current limit value and IPK (L) = Peak inductor current. Examples of recommended inductors are shown in Table 5-1.

#### TABLE 5-1: EXAMPLES OF RECOMMENDED INDUCTORS

Part Number	Value (µH)	DCR Ω (typ.)	ISAT (A)	Size WxLxH (mm)
(TDK) MLP2012S2R2M	2.2	0.23	0.8	1.25x2.0x1.0
(Taijo Yuden) CKP2012N2R2M-T	2.2	0.2	0.8	1.25x2.0x1.0
(Samsung) CIG21C2R2MNE	2.2	0.25	0.8	1.25x2.0x1.0
(Taiyo Yuden) BRC2012T1R0M	1	0.06	1.5	1.25x2.0x1.4
(Taiyo Yuden) BRC2012T1R5MD	1.5	0.09	1.2	1.25x2.0x1.4
(Taiyo Yuden) BRC2012T2R2MD	2.2	0.11	1.1	1.25x2.0x1.4
(TDK Corporation) MLP2012S1R0MT0S1	1	0.16	1	1.25x2.0x1
(TDK Corporation) MLP2012S2R2MT0S1	2.2	0.23	0.8	1.25x2.0x1

#### 5.4 PCB Layout Information

Mindful layout techniques are important to any switching circuitry. When wiring high-current paths, short and wide traces should be used. It is important that the input and output capacitors be placed as close as possible to MTCH652 to minimize loop area.

The HV outputs should be routed away from the switching node and switching current loop. When possible, ground planes and traces should be used to help shield the feedback signal and also minimize noise and magnetic interference. In many cases, MTCH650/2 are used in conjunction with sensitive sensing lines. The HV outputs from the MTCH650/2 should be shielded or routed away from these sense lines to reduce noise (see Figure 5-1 and Figure 5-2).

FIGURE 5-1: MTCH652 SOIC AND SSOP RECOMMENDED LAYOUT






FIGURE 5-2: MTCH652 UQFN RECOMMENDED LAYOUT



#### 6.0 APPLICATION EXAMPLE

MTCH650/2 are very simple to set up and use, only requiring configuration of a Configuration Word and a Data Word. The difference between MTCH650 and MTCH652 is the addition of the PWM input and the selectable options for VOUT and ILIM. Figure 6-1 shows a typical application using a  $PIC^{\textcircled{R}}$  microcontroller and MTCH652.





#### 6.1 MTCH650/2 Connections

The following pins are required to drive MTCH650/2 from the host side:

- PWM Output (MTCH652 only)
- OE Output
- LE Output
- SDO<sup>(1)</sup> serial data output
- SCLK<sup>(1)</sup> serial data clock output

Note 1: These pins can be from a standard MSSP module or bit-banged.

#### 6.2 MTCH650/2 Initialization

The following shows the basic operations for initialization addressed in additional individual notes within this section:

- On the host, I/O ports to be used for OE and LE functionality should be configured as outputs. Set OE low and set LE high.
- 2. Configure the host SPI port for 1 MHz or equivalent bit-bang function. It is recommended that a function that takes the bit mask and sends it to MTCH650/2 be created. Example 6-1 shows such an example.
- 3. Host sends command to configure the MTCH650/2 CONFIG Word to default settings:
  - ILIMDIS = 0 ILO Enabled
  - VCMPSEN = 0 Synchronization Disabled
  - SSDID = 0 Soft Start Enabled
  - ILIM = 00 ILIM = 200 mA
  - VOUT = 000 Boost Disabled

4. (MTCH652 only) Configure the host PWM to output on the correct I/O pin. It is recommended that PWM starts at a frequency of 500 kHz with a 70% duty cycle. It may be necessary to later adjust the parameters to optimize the efficiency and ripple.

#### EXAMPLE 6-1: BIT-BANG CODE

void send MTCH65x (unsigned long data)
{ unsigned int x;
<pre>MTCH65x_LE_LAT_CLR; // clear LE to start for (x=0; x&lt;24; x++) {</pre>
if (data&0x800000)
{
MTCH65x_DIN_LAT_SET;
// bit is a 1
}
else
{
MTCH65x_DIN_LAT_CLR;
// bit is a O
}
MTCH65x CLK LAT SET;
MTCH65x CLK LAT CLR;
data <<= 1;
// rotate in next bit
}
MTCH65x LE LAT SET;
//set LE latch in the data
}

#### 6.3 SPI Specifics

MTCH650/2 serial interface uses the PIC MCU MSSP SPI defaults. The specifics are:

- · De-assert LE
- The host changes the state of DIN when CLK is low, data is latched on a low-to-high transition of CLK on the MTCH650/2
- After clocking-in all serial data assert LE, this will latch the new data into the MTCH650/2 internal registers.

#### 6.4 Setting the Boost Voltage

The boost voltage is set with VOUT<2:0> in the Configuration Word. The rise and fall times for boost voltage changes are dependent on ILIM, the capacitor and on VPP. The user must ensure that, when changing boost voltages, the new VPP voltage has settled to the correct value.

#### 6.5 Low Power

For Low-Power or Shutdown modes, set VOUT<2:0> = 000. Turn off the PWM for the absolute minimum operating power mode.

# 6.6 HV Level Shifters, DATA Latches and OE

Control of the HV level shifters is accessed through the bits OUTSEL<20:0> in the Data Word. Only bits that are set in OUTSEL will have the boost voltage set on the HV level shifters when OE is asserted. All others will remain in a de-asserted state at Vss. When OE is de-asserted, all HV level shifters will be held at Vss.

The user must be aware that MTCH652 has limited current drive. Driving all HV level shifters at the same time may cause an unintended drop in boost. Alternatives for higher drive are to lower the boost voltage or use MTCH650 with an external high-voltage supply.

#### 7.0 ELECTRICAL SPECIFICATIONS

#### 7.1 Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias40°C to	+85°C
Storage temperature	
Voltage on pins with respect to Vss	
on LC, VPP, OUTxx	to 24V
on VDD pin0.3V to	+6.0V
on all other pins0.3V to (VDD	+ 0.3V)
Total power dissipation <sup>(1)</sup>	
UQFN 2W at ambient TA = $25^{\circ}$ C (-20 mW/C for TA =	• 25°C)
SOIC 1.4W at TA = 25°C (-14 mW/C for TA >	· 25°C)
Maximum current out of Vss pin	1.5A
Maximum current into LC pin	1.5A
Maximum current in/out of VPP/VPPIN pin	1.5A
Maximum current into Vod pin	250 mA
Clamp current, Ik (VPIN < 0 or VPIN > VDD)	:20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sourced by analog outputs, -40°C < TA < +85°C for industrial	25 mA
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + $\Sigma$ {(VDD $-$ VOH) x IOH} + $\Sigma$	VOL X IOL)

<sup>†</sup> NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

#### 7.2 Standard Operating Conditions

The standard operating conditions for any device are defined as:

Operating Voltage:	$V\text{DDMIN} \leq V\text{DD} \leq V\text{DDMAX}$
Operating Temperature:	TA MIN $\leq$ TA $\leq$ TA MAX

#### VDD — Operating Supply Voltage

Vde	DMIN	+1.8
Vde	MAX	
A — Operating A	nbient Temperature Range	
Industrial Ter	nperature	
TA_	MIN	40°
Τa	MAX	

**Note 1:** Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see Table 7-6: "Thermal Characteristics" to calculate device specifications.

#### 7.3 DC Characteristics

#### TABLE 7-1: BASIC OPERATING CHARACTERISTICS

DC Characteristics			Standard Operating Conditions (unless otherwise stated)				
Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions	
Vdd	Supply Voltage	1.8	—	5.5	V		
IPD	Standby Current	—	2	TBD	μA	VDD = 3.6V	
IDD	Supply Current <sup>(1)</sup>	-	1.4	TBD	mA	ILIM = 00, VDD = 3.6, Boost to 18V, unloaded	
IDD	Supply Current <sup>(1)</sup>	—	0.85	TBD	mA	ILIM = 01, VDD = 3.6, Boost to 18V, unloaded	
IDD	Supply Current <sup>(1)</sup>	_	0.8	TBD	mA	ILIM = 10, VDD = 3.6, Boost to 18V, unloaded	
VPOR	Power-on Reset Release Voltage	0.7	1.1	1.75	V		

**Note 1:** ILIM = 11, current strongly dependent on OSCIN frequency and duty cycle.

#### TABLE 7-2: I/O CHARACTERISTICS

DC Char	acteristics	Standard Operating Conditions (unless otherwise stated)				
Sym.	Min.	Typ†	Max.	Units	Conditions	
VIL	Digital Input Low Voltage	Vss	—	0.2 Vdd	V	
VIH	Digital Input High Voltage	0.8 VDD	_	Vdd	V	
lil	Digital Input Leakage Current	_	±5	±125	nA	85°C; Vss $\leq$ Vpin $\leq$ Vdd
Vol	Output Low Voltage	—	—	0.6	V	IOL = 5 mA
Vон	Output High Voltage	Vpp – 0.7	—		V	Iон = 5 mA

#### 7.4 Analog and AC Characteristics

#### TABLE 7-3: SERIAL INTERFACE TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions	
SI1	t <sub>ch</sub>	External CLK High Time	0.5	x	μs		
SI2	t <sub>cl</sub>	External CLK Low Time	0.5	x	μs		
SI3	t <sub>cper</sub>	External CLK Period	1	x	μs		
SI4	f <sub>c</sub>	External CLK Frequency	DC	1	MHz		
SI5	t <sub>ds</sub>	DIN Setup Time	10	x	ns		
SI6	t <sub>dh</sub>	DIN Hold Time	10	x	ns		
SI7	t <sub>ls</sub>	LE Setup Time	10	x	ns		
SI8	t <sub>lh</sub>	LE High Time	10	x	ns		

**Note 1:** See Figure 3-1 for the corresponding timing diagram.

Standar	Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions		
VB1	Fosc	External OSCIN Frequency	—	—	2	MHz			
		Duty Cycle	_	_	90%				
VB2	Vpp	High Voltage Output	VDD - 0.8	VDD - 0.3	Vdd	V	Vour = 000 (boost disabled)		
			5.4	6	6.6	V	<b>VOUT =</b> 001		
			7.2	8	8.8	V	<b>VOUT =</b> 010		
			9.0	10	11.0	V	<b>VOUT =</b> 011		
			10.8	12	13.2	V	<b>VOUT =</b> 100		
			12.6	14	15.4	V	<b>VOUT =</b> 101		
			14.4	16	17.6	V	<b>VOUT =</b> 110		
			16.2	18	19.8	V	<b>VOUT =</b> 111		
VB3	VRIPP	Ripple Voltage	_	40	_	mVpp	VDD = 3.6V, Boost to VPP = 18V, 1 $\mu$ H inductor, 150 pF load, 1 $\mu$ F VPP capacitor, ILIM = 00		
				75	_	mVpp	VDD = 3.6V, Boost to VPP = 18V, 1 $\mu$ H inductor, 150 pF load, 1 $\mu$ F VPP capacitor, ILIM = 01		
			_	85	_	mVpp	VDD = 3.6V, Boost to VPP = 18V, 1 $\mu$ H inductor, 150 pF load, 1 $\mu$ F VPP capacitor, ILIM = 10		
VB4	Ilimit	Switch Current Limit <sup>(1)</sup>	—	0.15	0.3	Α	ILIM = 00		
			—	0.6	1	Α	ILIM = 01		
			—	1	1.5	Α	ILIM = 10		
			—	—	1.6	A	ILIM = 11, OSCIN/duty cycle Limited		
VB5	IAVG	Average Output Current	—	0.5		mA			

#### TABLE 7-4: MTCH652 VOLTAGE BOOST AND TIMING AND ANALOG CHARACTERISTICS

Param. No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
VB9	t <sub>resp</sub>	Response Time	_	2.3		ms	Total for all channels; VPP = 18V, Cload = 15pF per channel, OE frequency = 1 MHZ, ILIM = 00, $VDD = 3.6V$ Boost with 1 µH inductor to $VPP =$ 18V, $CVPP = 1uF$ , unloaded, FOSC = 1 MHZ, (Note 2)
			_	400		μs	Total for all channels; $V_{PP} = 18V$ , Cload = 15pF per channel, OE frequency = 1 MHZ, ILIM = 01, $VDD = 3.6V$ Boost with 1 µH inductor to $VPP =$ 18V, $CVPP = 1uF$ , unloaded, Fosc = 1 MHz, (Note 2)
				175		μs	Total for all channels; VPP = 18V, Cload = 15pF per channel, OE frequency = 1 MHZ, ILIM = 10, $VDD = 3.6V$ Boost with 1 µH inductor to $VPP =$ 18V, $CVPP = 1uF$ , unloaded, FOSC = 1 MHZ, (Note 2)
		Fall Time	_	_	100	μs	All ILIM, VDD = 3.6V, program fall from VPP = 18V to VPP = 6V Boost with 1 $\mu$ H inductor, unloaded, CVPP = 1uF, FOSC = 1 MHz

#### TABLE 7-4: MTCH652 VOLTAGE BOOST AND TIMING AND ANALOG CHARACTERISTICS

**Note 1:** These specs are tested at DC. Actual thresholds under dynamic operation may be higher.

2: CVPP = Capacitance between VPP and VSS = C2 in application diagram.

#### TABLE 7-5: MTCH650 VPP ANALOG CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)						
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions
VP1	Vpp	High Voltage Input	3.6	18	V	VDD < 3.6V
			Vdd	18	V	$V\text{DD} \geq 3.6V$

#### TABLE 7-6: THERMAL CHARACTERISTICS

Param. No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	69.7	°C/W	28-pin SOIC package
			48	°C/W	28-pin UQFN package
TH02	θJC	Thermal Resistance Junction to Case	18.9	°C/W	28-pin SOIC package
			12	°C/W	28-pin UQFN package
TH03	Тјмах	Maximum Junction Temperature	150	°C	

### Standard Operating Conditions (unless otherwise stated)


NOTES:


#### 8.0 TYPICAL PERFORMANCE CURVES


The graphs and tables provided in this section are for design guidance and are not tested.

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.









30-Oct-13 20:05

30.5908kHz








FIGURE 8-6: RIPPLE ON VPP AND OUT00; VDD = 3.3V, VPP = 18V, CVPP (C2) = 10 μF






FIGURE 8-7: RIPPLE ON VPP AND OUT00; VDD = 3.3V, VPP = 18V, CVPP (C2) = 1 μF




#### 9.0 PACKAGING INFORMATION


#### 9.1 Package Marking Information


28-Lead SOIC (7.50 mm)





28-Lead SSOP (5.30 mm)





Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information.

\* Standard PIC<sup>®</sup> device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

٦

. . . . . . . . . . . . . . .

Example

<del>\_\_\_\_\_\_\_\_\_\_\_\_\_</u></del>

MTCH

1322017


\_\_\_\_\_

652 I/MV

PIN 1

#### 9.1 Package Marking Information (Continued)

28-Lead UQFN (4x4x0.5 mm)



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.			
	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.				

\* Standard PIC<sup>®</sup> device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


© 2014 Microchip Technology Inc.

#### 9.2 Package Details

The following sections give the technical details of the packages.

#### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-052C Sheet 1 of 2

#### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	Е	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

#### 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimer	nsion Limits	MIN	NOM	MAX		
Number of Pins	Ν		28			
Pitch	е	0.65 BSC				
Overall Height	А	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	9.90	10.20	10.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	-	0.38		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	•
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

#### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

#### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.40 BSC		
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	E		4.00 BSC		
Exposed Pad Width	E2	2.55	2.65	2.75	
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.55	2.65	2.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

# 28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 4x4 mm Body [UQFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.40 BSC		
Optional Center Pad Width	W2			2.35
Optional Center Pad Length	T2			2.35
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.80
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2152A

#### APPENDIX A: DATA SHEET REVISION HISTORY

#### Revision A (04/2014)

Initial release of this data sheet.

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup> - X <u>/XX</u> ☐ ☐ ☐ Tape and Reel Temperature Package Option Range	XXX   Pattern	Examples: a) MTCH652 - I/SO Industrial temperature SOIC package.
Device:	MTCH650; MTCH652		<ul> <li>b) MTCH650 - I/SS Industrial temperature SSOP package.</li> </ul>
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel <sup>(1)</sup>		
Temperature Range:	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)		<b>Note 1:</b> Tape and Reel identifier only appears in the
Package: <sup>(2)</sup>	SO = 28-pin SOIC SS = 28-pin SSOP MV = 28-pin UQFN (4x4x0.5)		catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)		<ol> <li>For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.</li> </ol>

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-63276-181-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

**France - Paris** Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LED Lighting Drivers category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

LV5235V-MPB-H MB39C602PNF-G-JNEFE1 FAN5701UMP20X FAN5702UMP30X MIC2871YMK-T5 MP1518DJ-LF-P MP3202DG-LF-P MP3304BDD-LF-P MP3306EG-LF-P MP3398AGY MP4033GK AL1676-10BS7-13 AL1676-20AS7-13 MX877RTR NCL30085BDR2G ICL8201 IS31BL3506B-TTLS2-TR PAM2841GR A8519KLPTR-T FAN5701UMP08X FAN5702UMP20X AL3157F-7 AL8807BQMP-13 LV52204MTTBG TLD1120EL MP2488DN-LF MP24893DQ-LF-P MP24894GJ-P MP24895GJ-P MP3308DL-LF-Z MP3393EF-LF MP3394SGF MP3802DQ-LF-P MP4008GS MP4031GS MP4032-1GS MP4034GS MP46885DN-LF SLG7NT4082V SLG7NT4082VTR PCA9955BTWQ900J TLD5095EL LED6001TR STP4CMPQTR BD1604MVV-E2 MC10SX1130DG MAX16832CASAT MAX16814CATP+ NCL30086BDR2G NCL30088BDR2G