

8-BIT SERIAL TO PARALLEL CONVERTER

■ GENERAL DESCRIPTION

The **NJU3712A** is an 8-bit serial to parallel converter especially applying to MPU outport expander. It can operate from 2.4V to 5.5V.

The effective outport assignment of MPU is available as the connection between **NJU3712A** and MPU using only 4 lines.

The serial data synchronizing with 5MHz or more clock can be input to the serial data input terminal and the data are output from parallel output buffer through serial in parallel out shift register and parallel data latches.

Furthermore, the **NJU3712A** outputs the serial data from SO terminal through the shift register. Therefore, it connects with other SIPO ICs like as NJU3711A in cascade for expanding the parallel conversion outputs.

The hysteresis input circuit realizes wide noise margin and the high drive-ability output buffer (25mA) can drive LED directly.

■ PACKAGE OUTLINE




NJU3712AV

■ FEATURES


- 8-Bit Serial In Parallel Out
- Cascade Connection
- Hysteresis Input 0.5V typ at 5V
 Operating Voltage 2.4 to 5.5V
 Maximum Operating Frequency 5MHz
- Output Current
 25mA at 5V, 5mA at 3V
- C-MOS Technology
- Package Outline SSOP16

■ PIN CONFIGURATION



NJU3712AV

■ BLOCK DIAGRAM



NJU3712A

■ TERMINAL DESCRIPTION

No.	SYMBOL	I/O	FUNCTION				
1	P3	0					
2	P4	0	Parallel Conversion Data Output Terminals				
3	P5	0					
4	V _{SS}	-	GND				
5	P6	0					
6	P7	0	Parallel Conversion Data Output Terminals				
7	P8	0					
8	SO	0	Serial Data Output Terminal				
9	DATA	I	Serial Data Input Terminal				
10	CLK	I	Clock Signal Input Terminal				
11	STB	I	Strobe Signal Input Terminal				
12	CLR	I	Clear Signal Input Terminal				
13	V _{SS}	-	GND				
14	P1	0	Parallel Conversion Data Output Terminals				
15	P2	0	- Farallel Conversion Data Output Terminals				
16	V_{DD}	-	Power Supply Terminal (2.4 to 5.5V)				

■ FUNCTIONAL DESCRIPTION

(1) Reset

When the "L" level is input to the $\overline{\text{CLR}}$ terminal, all latches are reset and all of parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

(2) Data Transmission

In the STB terminal is "H" level and the clock signals are inputted to the CLK terminal, the serial data into the DATA terminal are shifted in the shift register synchronizing at a rising edge of the clock signal.

When the STB terminal is changed to "L" level, the data in the shift register are transferred to the latches.

Even if the STB terminal is "L" level, the input clock signal shifts the data in the shift register, therefore, the clock signal should be controlled for data order.

(3) Cascade Connection

The serial data input from DATA terminal is output from the SO terminal through internal shift register unrelated with the $\overline{\text{CLR}}$ and $\overline{\text{STB}}$ status.


Furthermore, the 4 input circuits provide a hysteresis characteristics using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	OPERATION
Х	Х	L	All of latches are reset (the data in the shift register is no change). All of parallel conversion outputs are "L".
\blacksquare	Н	Н	The serial data into the DATA terminal are inputted to the shift register. In this stage, the data in the latch is not changed.
L H			The data in the shift register is transferred to the latch. And the data in the latch is output from the parallel conversion output terminals.
f	L	Н	When the clock signal is inputted into the CLK terminal in state of the STB="L" and CLR="H", the data is shifted in the shift register and latched data is also changed in accordance with the shift register.

Note 1) X: Don't care

NJU3712A

■ TIMING CHART



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RAT	UNIT		
Supply Voltage Range	V_{DD}	-0.5 ·	V		
Input Voltage Range	V_{l}	V _{SS} -0.5	V		
Output Voltage Range	Vo	V_{SS} -0.5 ~ V_{DD} +0.5		V	
Output Current	Ιο	±25		mA	
Output Short Current	I _{OS}	$V_0=7V$, $V_1=0V$	10 (max)	mA	
(SO Terminal) (Note 5)		$V_0=0V$, $V_1=7V$	-10 (max)	IIIA	
Output Short Current		$V_0=7V$, $V_1=0V$	20 (max)	mA	
(P1~P8 Terminals) (Note 5)	I _{OSD}	$V_0=0V, V_1=7V$	-20 (max)		
Power Dissipation	P_{D}	595 (SSOP) (Note 6)		mW	
Operating Temperature Range	Topr	-25 ~ +85		°C	
Storage Temperature Range	Tstg	-65 -	°C		

Note 2) All voltage are relative to V_{SS} =0V reference.

■ DC ELECTRICAL CHARACTERISTICS

(V_{DD}=2.4~5.5V, V_{SS}=0V, Ta=25°C, unless otherwise noted)

PARAMETER	SYMBOL	CONDITION		MIN	TYP	MAX	UNIT	
Operating Voltage	V_{DD}			2.4	-	5.5	V	
Operating Current	I _{DDS}	V _{IH} =V _{DD} , V _{IL} =V _{SS}			-	-	0.1	mA
High-level Output Voltage	V _{OH}	I _{OH} =-0.4mA		so	V _{DD} -0.4	-	V_{DD}	V
Low-level Output Voltage	V _{OL}	I _{OL} =+3.2mA		Terminal	V _{SS}	-	0.4	V
High-level Input Voltage	V _{IH}	-			0.7V _{DD}	-	V_{DD}	V
Low-level Input Voltage	V _{IL}				V _{SS}	-	0.3V _{DD}	V
Input Leakage Current	I _{LI}	$V_{i}=0\sim V_{DD}$			-10	-	10	μA
		V _{DD} =5V	I _{OH} =-25mA	P1~P8 Terminals	V _{DD} -1.5	-	V_{DD}	V
High-level Output Voltage	V_{OHD}		I _{OH} =-15mA		V _{DD} -1.0	_	V_{DD}	
(Note 6)	V OHD		I _{OH} =-10mA		V _{DD} -0.5	-	V_{DD}	
		V _{DD} =3V	I _{OH} =-5mA		V _{DD} -0.5	-	V_{DD}	
		V _{DD} =5V	I _{OL} =+25mA	P1~P8 Terminals	V_{SS}	-	1.5	V
Low-level Output Voltage	V _{OLD}		I _{OL} =+15mA		V_{SS}	-	0.8	
(Note 6)			I _{OL} =+10mA		V_{SS}	-	0.4	
			I _{OL} =+5mA		V_{SS}	-	0.5	

Note 7) Specified value represent output current per pin. When use, total current consideration and less than power dissipation in rating operation should be required.

Note 3) Do not exceed the absolute maximum ratings, otherwise the stress may cause a permanent damage to the IC. It is also recommended that the IC be used in the range specified in the DC electrical characteristics, or the electrical stress may cause malfunctions and impact on the reliability.

Note 4) To stabilize the IC operation, place decoupling capacitor between V_{DD} and V_{SS}.

Note 5) V_{DD}=7V, V_{SS}=0V, less than 1 second per pin.

Note 6) EIA/JEDEC Standard Test Board (76.2 x 114.3 x 1.6mm, 2layers, FR-4) mounting.


■ SWITCHING CHARACTERISTICS

(V_{DD} =2.4~5.5V, V_{SS} =0V, Ta=25°C, unless otherwise noted)


PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	t _{SD}	DATA-CLK	20	-	-	ns
Hold Time	t _{HD}	CLK-DATA	20	-	-	ns
Set-Up Time	t _{SSTB}	STB-CLK	30	-	-	ns
Hold Time	t _{HSTB}	CLK-STB	30	ı	-	ns
Output Delay Time	t _{pd O}	CLK-SO	-	-	70	ns
	t _{pd PCK}	CLK-P1~P8	-	ı	100	ns
	t _{pd PSTB}	STB-P1~P8	-	-	80	ns
	t _{pd PCLR}	CLR-P1~P8	-	-	80	ns
Maximum Operating Frequency	f _{MAX}		5	-	-	MHz

Note 8) C_{OUT}=50pF


■ SWITCHING CHARACTERISTICS TEST WAVEFORM



APPLICATION CIRCUIT (1)



APPLICATION CIRCUIT (2) (Combined with NJU3711A)



[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Serial to Parallel Logic Converters category:

Click to view products by NJR manufacturer:

Other Similar products are found below:

HV5308PJ-B-G-M903 HV513K7-G HV5523K7-G HV5308PG-B-G-M919 HV528K6-G MC74HCT595ADG NLV74HC164ADR2G HV5623K7-G HV509K6-G HV57908PG-G HV507PG-G HV5122PJ-G HV5622PG-G HV5222PJ-G HV5308PG-B-G HV5308PJ-B-G HV5408PJ-B-G HV5408PJ-B-G HV5522PJ-G HV5530PJ-G HV5530PJ-G HV5622PJ-G HV5630PJ-G HV57009PG-G HV574PG-G HV57708PG-G HV5522PG-G NJU3716AM-TE2 NJU3716AVC2-TE1 MC100EP445FAG MC100EP445MNG MC100EP445MNG MC100EP446FAG MC100EP446FAG MC100EP445MNR4G HV507PG-G HV513K7-G HV513WG-G HV5222PG-G HV5308PJ-B-G HV5522PG-G HV5522PG-G HV5522PG-G HV57708PG-G HV57908PG-G SN74LV8153QPWRG4Q1 SN74LV8153N