Power MOSFET 30 V, 35 A, Single N-Channel, DPAK/IPAK

Features


- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb–Free Devices

Applications

- CPU Power Delivery
- DC-DC Converters
- High Side Switching

WANINOW RATINGS (1) = 25 C unless otherwise stated)					
Para	ameter		Symbol	Value	Unit
Drain-to-Source Vo	Drain-to-Source Voltage			30	V
Gate-to-Source Vol	Gate-to-Source Voltage			±20	V
Continuous Drain		T _A = 25°C	Ι _D	8.5	A
Current R _{θJA} (Note 1)		T _A = 85°C		6.5	
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	PD	1.92	W
Continuous Drain		T _A = 25°C	ID	6.9	А
Current R _{θJA} (Note 2)	Steady State	T _A = 85°C		5.3	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T _A = 25°C	PD	1.26	W
Continuous Drain		T _C = 25°C	۱ _D	35	А
Current R _{θJC} (Note 1)		T _C = 85°C		27	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	PD	32.6	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	87	A
Current Limited by P	ackage	T _A = 25°C	I _{DmaxPkg}	35	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to +175	°C
Source Current (Body Diode)			۱ _S	27	А
Drain to Source dV/dt			dV/dt	6	V/ns
Single Pulse Drain-t Energy (V_{DD} = 24 V, I_L = 11 A _{pk} , L = 1.0 m	V _{GS} = 10 V	Ι,	EAS	60.5	mJ
Lead Temperature for (1/8" from case for 1		Purposes	ΤL	260	°C

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)







ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	15 m Ω @ 10 V	35 A
	25 mΩ @ 4.5 V	35 A



N-CHANNEL MOSFET







ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	4.6	°C/W
Junction-to-TAB (Drain)	$R_{\thetaJC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	78	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	119	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					-	-	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = 250 μ A		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				25		mV/°C
Zero Gate Voltage Drain Current	I_{DSS} $V_{GS} = 0 V,$ $T_J = 25 °C$				1		
		$V_{DS} = 24 V$	T _J = 125°C			10	μA 10
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	s = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$		1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.6		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10 V to$	I _D = 30 A		12	15	
		11.5 V	l _D = 15 A		11.5		1
		V _{GS} = 4.5 V	I _D = 30 A		21	25	mΩ
			I _D = 15 A		18.3		
Forward Transconductance	g fs	V _{DS} = 15 V, I _D = 10 A			6.0		S
CHARGES AND CAPACITANCES	-				•	-	-
Input Capacitance	C _{ISS}				770		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 M	Hz, V _{DS} = 12 V		181		pF
Reverse Transfer Capacitance	C _{RSS}				108		1

	- 033	VGS = 0 V, I = 1.0 WHZ, VDS = 12 V			Р
Reverse Transfer Capacitance	C _{RSS}		108		
Total Gate Charge	Q _{G(TOT)}		6.0	6.6	
Threshold Gate Charge	Q _{G(TH)}		0.9		nC
Gate-to-Source Charge	Q _{GS}	V _{GS} = 4.5 V, V _{DS} = 15 V; I _D = 30 A	2.5		nc
Gate-to-Drain Charge	Q _{GD}		3.1		
Total Gate Charge	Q _{G(TOT)}	V_{GS} = 11.5 V, V_{DS} = 15 V; I _D = 30 A	14.1		nC

SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t _{d(ON)}		10.5	
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 15 A,	21.4	
Turn-Off Delay Time	t _{d(OFF)}	R _G = 3.0 Ω	11.4	ns
Fall Time	t _f		3.5	

3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	lote 4)	•					
Turn-On Delay Time	t _{d(ON)}				6.3		
Rise Time	t _r	V _{GS} = 11.5 V, V	_{DS} = 15 V,		17.6		
Turn-Off Delay Time	t _{d(OFF)}	V _{GS} = 11.5 V, V I _D = 15 A, R _G	= 3.0 Ω		18.4		ns
Fall Time	t _f				2.3		
DRAIN-SOURCE DIODE CHARACT	ERISTICS						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V, \\ I_{S} = 30 A \\ T_{J} = 125^{\circ}C \\ T_{J} = 125^{\circ}C$	$T_J = 25^{\circ}C$		1.0	1.2	v
				0.92		V	
Reverse Recovery Time	t _{RR}				15.3		
Charge Time	t _a	V _{GS} = 0 V, dIS/dt	= 100 A/μs,		8.7		ns
Discharge Time	t _b	V _{GS} = 0 V, dIS/dt I _S = 30	A		6.6		
Reverse Recovery Charge	Q _{RR}				5.5		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S	− T _A = 25°C			2.49		nH
Drain Inductance, DPAK	L _D				0.0164		
Drain Inductance, IPAK	L _D				1.88		
Gate Inductance	L _G				3.46		
Gate Resistance	R _G				2.6		Ω


3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES










ORDERING INFORMATION

Device	Package	Shipping [†]
NTD4815NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4815NT4H	DPAK (Pb-Free, Halide-Free)	2500 / Tape & Reel
NTD4815N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4815N-35G	IPAK Trimmed Lead (3.5 \pm 0.15 mm) (Pb-Free)	75 Units / Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


DPAK (SINGLE GUAGE) CASE 369AA-01 **ISSUE B**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONE ON DE ADD ECTETERMIED AT THE DIMENSIONE DAND E ADD ECTETERMIED AT THE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and

Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

3 IPAK, STRAIGHT LEAD

CASE 369AC-01 **ISSUE O**



DIMENSION A DOES NOT INCLUDE 4. DAMBAR POSITION OR MOLD GATE. INCHES MILLIMETERS
 DIM
 MIN
 MAX
 MIN
 MAX

 A
 0.235
 0.245
 5.97
 6.22
 B 0.250 0.265 6.35 6.73
 C
 0.086
 0.094
 2.19
 2.38

 D
 0.027
 0.035
 0.69
 0.88
 E 0.018 0.023 0.46 0.58 0.94 1.09 **F** 0.037 0.043
 G
 0.090 BSC
 2.29 E

 H
 0.034
 0.040
 0.87
 2.29 BSC 1.01 J 0.018 0.023 0.46 0.58 κ 0.134 0.142 3.40 3.60
 R
 0.180
 0.215
 4.57
 5.46


 V
 0.035
 0.050
 0.89
 1.27
 W 0.000 0.010 0.000 0.25


1.. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

SEATING PLANE IS ON TOP OF

DAMBAR POSITION.

IPAK (STRAIGHT LEAD DPAK) CASE 369D-01 **ISSUE B**





- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

NOTES

2

З.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090) BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
К	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	

STYLE 2: PIN 1. GATE 2 DRAIN

3. SOURCE 4. DRAIN

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD4815N/D

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

614233C 648584F MCH3443-TL-E MCH6422-TL-E FDPF9N50NZ FW216A-TL-2W FW231A-TL-E APT5010JVR NTNS3A92PZT5G IRF100S201 JANTX2N5237 2SK2464-TL-E 2SK3818-DL-E FCA20N60_F109 FDZ595PZ STD6600NT4G FSS804-TL-E 2SJ277-DL-E 2SK1691-DL-E 2SK2545(Q,T) D2294UK 405094E 423220D MCH6646-TL-E TPCC8103,L1Q(CM 367-8430-0972-503 VN1206L 424134F 026935X 051075F SBVS138LT1G 614234A 715780A NTNS3166NZT5G 751625C 873612G IRF7380TRHR IPS70R2K0CEAKMA1 RJK60S3DPP-E0#T2 RJK60S5DPK-M0#T0 APT5010JVFR APT12031JFLL APT12040JVR DMN3404LQ-7 NTE6400 JANTX2N6796U JANTX2N6784U JANTXV2N5416U4 SQM110N05-06L-GE3 SIHF35N60E-GE3