## FEATURES

High slew rate: 170 V/us
Wide bandwidth: 28 MHz
Fast settling time: <200 ns to $\mathbf{0 . 0 1 \%}$
Low offset voltage: <500 $\boldsymbol{\mu}$ V
Unity-gain stable
Low voltage operation: $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
Low supply current: <10 mA
Drives capacitive loads

## APPLICATIONS

High speed image display drivers
High frequency active filters
Fast instrumentation amplifiers
High speed detectors
Integrators
Photo diode preamps

## GENERAL DESCRIPTION

The OP467 is a quad, high speed, precision operational amplifier. It offers the performance of a high speed op amp combined with the advantages of a precision op amp in a single package. The OP467 is an ideal choice for applications where, traditionally, more than one op amp was used to achieve this level of speed and precision.
The internal compensation of the OP467 ensures stable unitygain operation, and it can drive large capacitive loads without oscillation. With a gain bandwidth product of 28 MHz driving a 30 pF load, output slew rate is $170 \mathrm{~V} / \mu \mathrm{s}$, and settling time to $0.01 \%$ in less than 200 ns , the OP467 provides excellent dynamic accuracy in high speed data acquisition systems. The channel-to-channel separation is typically 60 dB at 10 MHz .

The dc performance of the OP467 includes less than 0.5 mV of offset, a voltage noise density below $6 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$, and a total supply current under 10 mA . The common-mode rejection ratio (CMRR) is typically 85 dB . The power supply rejection ratio (PSRR) is typically 107 dB . PSRR is maintained to better than 40 dB with input frequencies as high as 1 MHz . The low offset and drift plus high speed and low noise make the OP467 usable in applications such as high speed detectors and instrumentation.

The OP467 is specified for operation from $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ over the extended industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ and is available in a 14 -lead PDIP, a 14 -lead CERDIP, a 16 -lead SOIC, and a 20 -terminal LCC.

Contact your local sales office for the MIL-STD-883 data sheet and availability.

[^0]
## PIN CONFIGURATIONS



Figure 1. 14-Lead CERDIP (Y Suffix) and 14-Lead PDIP (P Suffix)


Figure 2. 16-Lead SOIC (S Suffix)


Figure 3. 20-Terminal LCC (RC Suffix)


Figure 4. Simplified Schematic

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
General Description .....  1
Pin Configurations .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics ..... 3
Wafer Test Limits ..... 5
Absolute Maximum Ratings ..... 6
Thermal Resistance ..... 6
Dice Characteristics ..... 6
ESD Caution ..... 6
Typical Performance Characteristics ..... 7
Applications Information ..... 13
REVISION HISTORY
4/10—Rev. H to Rev. I
Deleted Endnote 2 From Table 1 .....  3
8/09—Rev. G to Rev. H
Changes to Table 4 .....  6
4/09—Rev. F to Rev. G
Changes to Power Supply Considerations Section ..... 13
5/07—Rev. E to Rev. F
Updated Format

$\qquad$ ..... Universal
Changes to General Description ..... 1
Changes to Table 1 ..... 3
Changes to Table 2 ..... 4
Changes to Table 3 .....  5
Updated Outline Dimensions ..... 19
Changes to Ordering Guide ..... 20
Output Short-Circuit Performance ..... 13
Unused Amplifiers ..... 13
PCB Layout Considerations ..... 13
Grounding ..... 13
Power Supply Considerations ..... 13
Signal Considerations ..... 13
Phase Reversal ..... 14
Saturation Recovery Time ..... 14
High Speed Instrumentation Amplifier ..... 14
2 MHz Biquad Band-Pass Filter ..... 15
Fast I-to-V Converter ..... 16
OP467 SPICE Marco-Model ..... 17
Outline Dimensions ..... 19
Ordering Guide ..... 20
3/04-Rev. D to Rev. E
Changes to TPC 1 .....  .5
Changes to Ordering Guide .....  4
Updated Outline Dimensions. ..... 16
4/01-Rev. C to Rev. D
Footnote added to Power Supply .....  2
Footnote added to Max Ratings .....  4
Edits to Power Supply Considerations Section. ..... 11

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

$@ V_{S}= \pm 15.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.


[^1]
## OP467

$@ \mathrm{~V}_{\mathrm{s}}= \pm 5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.


## WAFER TEST LIMITS ${ }^{1}$

$@ \mathrm{~V}_{\mathrm{S}}= \pm 15.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Symbol | Conditions | Limit | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Offset Voltage | Vos |  | $\pm 0.5$ | mV max |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{~V}$ | 600 | nA max |
| Input Offset Current | los | $\mathrm{V}_{\mathrm{Cm}}=0 \mathrm{~V}$ | 100 | nA max |
| Input Voltage Range ${ }^{2}$ |  |  | $\pm 12$ | $\checkmark$ min/max |
| Common-Mode Rejection Ratio | CMRR | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 80 | dB min |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 96 | $d B$ min |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 83 | $d B$ min |
| Output Voltage Range | Vo | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 13.0$ | $\checkmark$ min |
| Supply Current | $\mathrm{l} Y$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ | 10 | mA max |

[^2]
## OP467

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter ${ }^{1}$ | Rating |
| :---: | :---: |
| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| Input Voltage ${ }^{2}$ | $\pm 18 \mathrm{~V}$ |
| Differential Input Voltage ${ }^{2}$ | $\pm 26 \mathrm{~V}$ |
| Output Short-Circuit Duration | Limited |
| Storage Temperature Range |  |
| 14-Lead CERDIP and 20-Terminal LCC | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ |
| 14-Lead PDIP and 16-Lead SOIC | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| OP467A | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| OP467G | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature Range |  |
| 14-Lead CERDIP and 20-Terminal LCC | $-65^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ |
| 14-Lead PDIP and 16-Lead SOIC | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec ) | $300^{\circ} \mathrm{C}$ |
| ${ }^{1}$ Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted. |  |
| ${ }^{2}$ For supply voltages less than $\pm 18 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage. |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5.

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}{ }^{1}$ | $\boldsymbol{\theta}_{\mathbf{\prime c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 14-Lead CERDIP (Y) | 94 | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead PDIP (P) | 76 | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead SOIC (S) | 88 | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Terminal LCC (RC) | 78 | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1} \theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, $\theta_{\mathrm{JA}}$ is specified for device in socket for CERDIP, PDIP, and LCC packages, and $\theta_{\mathrm{JA}}$ is specified for device soldered in circuit board for the SOIC package.
DICE CHARACTERISTICS


Figure 5. 0.111 Inch $\times 0.100$ Inch DIE Size, 11,100 sq. mils, Substrate Connected to V+, 165 Transistors

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Open-Loop Gain, Phase vs. Frequency


Figure 7. Closed-Loop Gain vs. Frequency


Figure 8. Open-Loop Gain vs. Supply Voltage


Figure 9. Closed-Loop Output Impedance vs. Frequency


Figure 10. Gain Error vs. Frequency


Figure 11. Maximum Vout Swing vs. Frequency


Figure 12. Maximum Vout Swing vs. Frequency


Figure 13. Common-Mode Rejection vs. Frequency


Figure 14. Power-Supply Rejection vs. Frequency


Figure 15. Small Signal Overshoot vs. Load Capacitance


Figure 16. Small Signal Overshoot vs. Load Capacitance


Figure 17. Noninverting Gain vs. Capacitive Loads


Figure 18. Channel Separation vs. Frequency


Figure 19. Input Current Noise Density vs. Frequency


Figure 20. Voltage Noise Density vs. Frequency


Figure 21. Settling Time, Negative Edge


Figure 22. Settling Time, Positive Edge


Figure 23. Input Voltage Range vs. Supply Voltage


Figure 24. Noninverting Gain vs. Supply Voltage


Figure 25. Output Swing vs. Load Resistance


Figure 26. Output Swing vs. Load Resistance


Figure 27. Input Offset Voltage Distribution


Figure 28. Input Offset Voltage Distribution


Figure 29. TC Vos Distribution


Figure 30. TC Vos Distribution


Figure 31. Phase Margin and Gain Bandwidth vs. Temperature


Figure 32. Slew Rate vs. Temperature


Figure 33. Slew Rate vs. Temperature


Figure 34. Slew Rate vs. Temperature


Figure 35. Slew Rate vs. Temperature


Figure 36. Output Step vs. Settling Time


Figure 37. Supply Current vs. Supply Voltage


Figure 38. Input Bias Current vs. Temperature


Figure 39. Input Offset Current vs. Temperature

## APPLICATIONS INFORMATION

## OUTPUT SHORT-CIRCUIT PERFORMANCE

To achieve a wide bandwidth and high slew rate, the OP467 output is not short-circuit protected. Shorting the output to ground or to the supplies may destroy the device.
For safe operation, the output load current should be limited so that the junction temperature does not exceed the absolute maximum junction temperature.
The maximum internal power dissipation can be calculated by

$$
P_{D}=\frac{T_{I} \max -T_{A}}{\theta_{J A}}
$$

where:
$T_{J}$ and $T_{A}$ are junction and ambient temperatures, respectively. $P_{D}$ is device internal power dissipation.
$\theta_{J A}$ is the packaged device thermal resistance given in the data sheet.

## UNUSED AMPLIFIERS

It is recommended that any unused amplifiers in the quad package be connected as a unity-gain follower with a $1 \mathrm{k} \Omega$ feedback resistor with noninverting input tied to the ground plain.

## PCB LAYOUT CONSIDERATIONS

Satisfactory performance of a high speed op amp largely depends on a good PCB layout. To achieve the best dynamic performance, follow the high frequency layout technique.

## GROUNDING

A good ground plain is essential to achieve the optimum performance in high speed applications. It can significantly reduce the undesirable effects of ground loops and IR drops by providing a low impedance reference point. Best results are obtained with a multilayer board design with one layer assigned to the ground plain. To maintain a continuous and low impedance ground, avoid running any traces on this layer.

## POWER SUPPLY CONSIDERATIONS

In high frequency circuits, device lead length introduces an inductance in series with the circuit. This inductance, combined with stray capacitance, forms a high frequency resonance circuit. Poles generated by these circuits cause gain peaking and additional phase shift, reducing the phase margin of the op amp and leading to an unstable operation.
A practical solution to this problem is to reduce the resonance frequency low enough to take advantage of the power supply rejection of the amplifier. This is easily done by placing capacitors across the supply line and the ground plane as close as possible to the device pin. Because capacitors also have internal parasitic components, such as stray inductance, selecting the right capacitor is important. To be effective, they should have low impedance over the frequency range of interest. Tantalum capacitors are an excellent choice for their high capacitance/size ratio, but their effective series resistance (ESR) increases with frequency making them less effective.

On the other hand, ceramic chip capacitors have excellent ESR and effective series inductance (ESL) performance at higher frequencies, and because of their small size, they can be placed very close to the device pin, further reducing the stray inductance. Best results are achieved by using a combination of these two capacitors. A $5 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum parallel capacitor with a $0.1 \mu \mathrm{~F}$ ceramic chip capacitor is recommended. If additional isolation from high frequency resonances of the power supply is needed, a ferrite bead should be placed in series with the supply lines between the bypass capacitors and the power supply. Note that addition of the ferrite bead introduces a new pole and zero to the frequency response of the circuit and could cause unstable operation if it is not selected properly.


Figure 40. Recommended Power Supply Bypass

## SIGNAL CONSIDERATIONS

Input and output traces need special attention to assure a minimum stray capacitance. Input nodes are very sensitive to capacitive reactance, particularly when connected to a high impedance circuit. Stray capacitance can inject undesirable signals from a noisy line into a high impedance input. Protect high impedance input traces by providing guard traces around them, which also improves the channel separation significantly.

Additionally, any stray capacitance in parallel with the input capacitance of the op amp generates a pole in the frequency response of the circuit. The additional phase shift caused by this pole reduces the gain margin of the circuit. If this pole is within the gain range of the op amp, it causes unstable performance. To reduce these undesirable effects, use the lowest impedance where possible. Lowering the impedance at this node places the poles at a higher frequency, far above the gain range of the amplifier. Stray capacitance on the PCB can be reduced by making the traces narrow and as short as possible. Further reduction can be realized by choosing a smaller pad size, increasing the spacing between the traces, and using PCB material with a low dielectric constant insulator (dielectric constant of some common insulators: air $=1$, Teflon $^{\circ}=2.2$, and FR4 $=4.7$, with air being an ideal insulator).

Removing segments of the ground plane directly under the input and output pads is recommended.

## OP467

Outputs of high speed amplifiers are very sensitive to capacitive loads. A capacitive load introduces a pair of pole and zero to the frequency response of the circuit, reducing the phase margin, leading to unstable operation or oscillation.
Generally, it is good design practice to isolate the output of the amplifier from any capacitive load by placing a resistor between the output of the amplifier and the rest of the circuits. A series resistor of $10 \Omega$ to $100 \Omega$ is normally sufficient to isolate the output from a capacitive load.
The OP467 is internally compensated to provide stable operation and is capable of driving large capacitive loads without oscillation.

Sockets are not recommended because they increase the lead inductance/capacitance and reduce the power dissipation of the package by increasing the thermal resistance of the leads. If sockets must be used, use Teflon or pin sockets with the shortest possible leads.

## PHASE REVERSAL

The OP467 is immune to phase reversal; its inputs can exceed the supply rails by a diode drop without any phase reversal.


Figure 41. No Phase Reversal ( $A_{v}=+1$ )

## SATURATION RECOVERY TIME

The OP467 has a fast and symmetrical recovery time from either rail. This feature is very useful in applications such as high speed instrumentation and measurement circuits, where the amplifier is frequently exposed to large signals that overload the amplifier.


Figure 42. Saturation Recovery Time, Positive Rail


Figure 43. Saturation Recovery Time, Negative Rail
HIGH SPEED INSTRUMENTATION AMPLIFIER
The OP467 performance lends itself to a variety of high speed applications, including high speed precision instrumentation amplifiers. Figure 44 represents a circuit commonly used for data acquisition, CCD imaging, and other high speed applications.

The circuit gain is set by $\mathrm{R}_{\mathrm{G}}$. A $2 \mathrm{k} \Omega$ resistor sets the circuit gain to 2 ; for unity gain, remove $\mathrm{R}_{\mathrm{G}}$. For any other gain settings, use the following formula

$$
\mathrm{G}=2 / R_{G}(\text { Resistor Value is in } \mathrm{k} \Omega)
$$

$R_{C}$ is used for adjusting the dc common-mode rejection, and $C_{C}$ is used for ac common-mode rejection adjustments.


Figure 44. A High Speed Instrumentation Amplifier


Figure 45. Instrumentation Amplifier Settling Time to $0.01 \%$ for a 10 V Step Input (Negative Slope)


Figure 46. Instrumentation Amplifier Settling Time to $0.01 \%$ for a 10 V Step Input (Positive Slope)


Figure 47. Settling Time Measurement Circuit

## 2 MHz BIQUAD BAND-PASS FILTER

The circuit in Figure 48 is commonly used in medical imaging ultrasound receivers. The 30 MHz bandwidth is sufficient to accurately produce the 2 MHz center frequency, as the measured response shows in Figure 49. When the bandwidth of the op amp is too close to the center frequency of the filter, the internal phase shift of the amplifier causes excess phase shift at 2 MHz , which alters the response of the filter. In fact, if the chosen op amp has a bandwidth close to 2 MHz , the combined phase shift of the three op amps causes the loop to oscillate.
Careful consideration must be given to the layout of this circuit as with any other high speed circuit.
If the phase shift introduced by the layout is large enough, it can alter the circuit performance, or worse, cause oscillation.


Figure 48. 2 MHz Biquad Filter


Figure 49. Biquad Filter Response

## OP467



Figure 50. Quad DAC Unipolar Operation

## FAST I-TO-V CONVERTER

The fast slew rate and fast settling time of the OP467 are well suited to the fast buffers and I-to-V converters used in a variety of applications. The circuit in Figure 50 is a unipolar quad DAC consisting of only two ICs. The current output of the DAC8408 is converted to a voltage by the OP467 configured as an I-to-V converter. This circuit is capable of settling to $0.1 \%$ within 200 ns . Figure 51 and Figure 52 show the full-scale settling time of the outputs. To obtain reliable circuit performance, keep the traces from the Iout of the DAC to the inverting inputs of the OP467 short to minimize parasitic capacitance.


Figure 51. Falling Edge Output Settling Time


Figure 52. Rising Edge Output Settling Time


Figure 53. DAC Vout Settling Time Circuit

## OP467 SPICE MARCO-MODEL

* Node assignments

* COMMON-MODE STAGE WITH ZERO AT 1.26 kHz


| ECM | 13 | 98 | POLY $(2)$ | $(1,20)$ | $(2,20) 00.50 .5$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| R8 | 13 | 14 | $1 E 6$ |  |  |

R9 $14 \quad 98 \quad 25.119$

| C 3 | 13 | 14 | $126.721 \mathrm{E}-12$ |
| :--- | :--- | :--- | :--- |

*POLE AT 400E6
*

| R10 | 15 | 98 | 1 E 6 |
| :--- | :--- | :--- | :--- |
| C4 | 15 | 98 | $0.398 \mathrm{E}-15$ |
| G2 | 98 | 15 | $(10,20) 1 \mathrm{E}-6$ |

* 
* OUTPUT STAGE
* 

| ISY | 99 | 50 | -8.183E-3 |
| :---: | :---: | :---: | :---: |
| RMP1 | 99 | 20 | 96.429E3 |
| RMP2 | 20 | 50 | 96.429E3 |
| RO1 | 99 | 26 | 200 |
| RO2 | 26 | 50 | 200 |
| L1 | 26 | 27 | 1E-7 |
| GO1 | 26 | 99 | $(99,15) 5 \mathrm{E}-3$ |
| GO2 | 50 | 26 | $(15,50) 5 \mathrm{E}-3$ |
| G4 | 23 | 50 | $(15,26) 5 \mathrm{E}-3$ |
| G5 | 24 | 50 | $(26,15) 5 \mathrm{E}-3$ |
| V3 | 21 | 26 | 50 |
| V4 | 26 | 22 | 50 |
| D3 | 15 | 21 | DX |
| D4 | 22 | 15 | DX |
| D5 | 99 | 23 | DX |
| D6 | 99 | 24 | DX |
| D7 | 50 | 23 | DY |
| D8 | 50 | 24 | DY |
| * |  |  |  |
| * MODELS USED |  |  |  |
|  |  |  |  |
| . MODEL QN NPN (BF=33.333E3) |  |  |  |
| . MODEL DX D |  |  |  |
| . MODEL DY D (BV=50) |  |  |  |
| FNDS OP467 |  |  |  |

## OP467



Figure 54. SPICE Macro-Model Output Stage


Figure 55. SPICE Macro-Model Input and Gain Stage

## OUTLINE DIMENSIONS

 ( N -14) P-Suffix
Dimensions shown in inches and (millimeters)


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 57. 14-Lead Ceramic Dual In-Line Package [CERDIP]
(Q-14)

Y-Suffix
Dimensions shown in inches and (millimeters)

## OP467



COMPLIANT TO JEDEC STANDARDS MS-013-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 58. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)

S-Suffix
Dimensions shown in millimeters and (inches)


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 59. 20-Terminal Ceramic Leadless Chip Carrier [LCC] (E-20-1) RC-Suffix
Dimensions shown in inches and (millimeters)

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| OP467GP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Lead PDIP | $\mathrm{N}-14$ |
| OP467GPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Lead PDIP | $\mathrm{N}-14$ |
| OP467GS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_W | $\mathrm{RW}-16$ |
| OP467GS-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_W | RW-16 |
| OP467GSZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_W | RW-16 |
| OP467GSZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead SOIC_W | $\mathrm{RW}-16$ |
| OP467ARC/883C | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Terminal LCC | $\mathrm{E}-20-1$ |
| OP467AY/883C | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 -Lead CERDIP | $\mathrm{Q}-14$ |
| OP467GBC |  | Die |  |

[^3]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Precision Amplifiers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
OPA4187IRUMT OPA202IDGKT 514327X 561681F 647876R 5962-9080901MCA* MAX410CPA MAX44241AUK+T LT6230IS6\#TR OP227GN\#PBF LT6020IDD-1\#PBF LT6023IDD\#PBF LT6013AIDD\#PBF LT6237IMS8\#PBF LT1124CS8\#TR LT1215CS8\#TRPBF ADA4622-1ARZ-R7 NCS21871SQ3T2G NCS21871SN2T1G NCV21871SQ3T2G NCV21871SN2T1G AD8538WAUJZ-R7 NCS21912DMR2G MCP6V82-EMS MCP6V92-EMS TLC27L7CP TLE2022MD TLV2473CDR MCP6V34-E/ST MCP6V84-EST MCP6V94-EST LT1014DDWR 5962-89641012A 5962-8859301M2A 5962-89801012A 5962-9452101M2A LMC6064IN LT1013DDR TL034ACDR TLC2201AMDG4 TLC274MDRG4 TLE2021QDRG4Q1 TLE2024BMDWG4 AD8691WAUJZ-R7 AD8629TRZ-EP-R7 AD8604ARQZ TS507IYLT MAX4239ATT+T MAX4238AUT+T MAX4168EPD


[^0]:    Rev. *
    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[^1]:    ${ }^{1}$ Long-term offset voltage drift is guaranteed by 1000 hrs . Life test performed on three independent wafer lots at $125^{\circ} \mathrm{C}$, with an LTPD of 1.3 .

[^2]:    ${ }^{1}$ Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult sales to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.
    ${ }^{2}$ Guaranteed by CMR test.

[^3]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

