## P1P3800A

## Phase Synchronizing Clock Generator

## Product Description

P1P3800A is a Phase Synchronizing clock generator that generates four outputs from an input clock. Output frequency will be a divide by two of the input clock. The phase of the output clocks is selectable through four select signals S1, S2, S3 and S4. Refer to Output Clock Selection Table. The outputs will go 'low' when all the select signals are 'low'. The transition to a new state of the output will be 'glitch free' when the select inputs change state. A Power Down signal enables the device to be driven to a power save mode, when active. The device works over a supply voltage range of $3.8 \mathrm{~V}-5.5 \mathrm{~V}$. The device is available in a 12 -Lead 3 mmx 3 mm WQFN package and operates over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Features

- Input Clock Frequency:
$120 \mathrm{~Hz}-240 \mathrm{~Hz}$ (External Reference Clock)
- Output Clock Frequency:

$$
60 \mathrm{~Hz}-120 \mathrm{~Hz}
$$

- 4 Clock Outputs
- 4 Two Level Controls to Select Sets of Clock Outputs
- Output Buffer Drive Strength: 8 mA
- Supply Voltage: 3.8 V - 5.5 V
- Power Down for Power Save
- 12-Lead 3mmx3mm WQFN Package
- Operating Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free/BFR Free and are RoHS Compliant


## Application

- P1P3800A can be used in applications where Phase Synchronization is needed.


Figure 1. Block Diagram

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


WQFN12 CASE 510AH

MARKING DIAGRAM

P1P
3800A ALYW.


A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)

PIN CONFIGURATION


ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

Table 1. PIN DESCRIPTION

| Pin\# | Pin Name | Type |  |
| :---: | :---: | :---: | :--- |
| 1 | S2 | I | Output clock select. Refer Output Clock selection table. Has NO default state |
| 2 | S1 | I | Output clock select. Refer Output Clock selection table. Has NO default state. |
| 3 | CLKIN | I | External Reference Clock Input |
| 4 | S3 | I | Output clock select. Refer Output Clock selection table. Has NO default state. |
| 5 | GND | P | Ground to entire chip |
| 6 | S4 | I | Output clock select. Refer Output Clock selection table. Has NO default state. |
| 7 | CLKOUT3 | O | Buffered clock output. Refer CLKOUT Diagram |
| 8 | CLKOUT4 | O | Buffered clock output. Refer CLKOUT Diagram |
| 9 | PD\# | I | Power Down. Powers down the entire chip when pulled LOW. CLKOUT [1:4] will be LOW <br> when power down is enabled. Has NO default state. |
| 10 | CLKOUT2 | O | Buffered clock output. Refer CLKOUT Diagram |
| 11 | VDD | P | Supply Voltage |
| 12 | CLKOUT1 | O | Buffered clock output. Refer CLKOUT Diagram |

Table 2. OUTPUT CLOCK SELECTION TABLE

| $\mathbf{S 4}$ | $\mathbf{S 3}$ | $\mathbf{S 2}$ | $\mathbf{S 1}$ | CLKOUT4 | CLKOUT3 | CLKOUT2 | CLKOUT1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Low | Low | Low | Low |
| 0 | 0 | 0 | 1 | CLK\# | CLK\# | CLK\# | CLK |
| 0 | 0 | 1 | 0 | CLK\# | CLK\# | CLK | CLK\# |
| 0 | 0 | 1 | 1 | CLK\# | CLK\# | CLK | CLK |
| 0 | 1 | 0 | 0 | CLK\# | CLK | CLK\# | CLK\# |
| 0 | 1 | 0 | 1 | CLK\# | CLK | CLK\# | CLK |
| 0 | 1 | 1 | 0 | CLK\# | CLK | CLK | CLK\# |
| 0 | 1 | 1 | 1 | CLK\# | CLK | CLK | CLK |
| 1 | 0 | 0 | 0 | CLK | CLK\# | CLK\# | CLK\# |
| 1 | 0 | 0 | 1 | CLK | CLK\# | CLK\# | CLK |
| 1 | 0 | 1 | 0 | CLK | CLK\# | CLK | CLK\# |
| 1 | 0 | 1 | 1 | CLK | CLK\# | CLK | CLK |
| 1 | 1 | 0 | 0 | CLK | CLK | CLK\# | CLK\# |
| 1 | 1 | 0 | 1 | CLK | CLK | CLK\# | CLK |
| 1 | 1 | 1 | 0 | CLK | CLK | CLK | CLK\# |
| 1 | 1 | 1 | 1 | CLK | CLK | CLK | CLK |

## P1P3800A

## CLKOUT Diagram

| $\square \square$ |
| :---: | :---: | :---: | :---: |
| $\square$ |

TIMING Diagram For Glitch Free Operation (For Reference)
(Transition of outputs from any state to any other state)


Note: Transition to new state will happen after a latency of one output clock cycle after completing the present output clock cycle Transition to new state will happen after a latency of up to 3 input clock cycles excluding the input cycle where the transition has occured.

## Power Up



Note: Transition to new state will happen after a latency of up to 2 input clock cycles excluding the input cycle where the transition has occured.

## P1P3800A

## PD\# Operation



Note: Transition to new state will happen after a latency of up to 2 input clock cycles excluding the input cycle where the transition has occured.

Table 3. OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.8 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance |  | 15 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 7.0 | pF |

Table 4. ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Rating | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Voltage on $\mathrm{V}_{\mathrm{DD}}$ pin with respect to Ground | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Voltage on any input pin with respect to Ground | -0.5 to +4.0 | V |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{S}}$ | Max. Soldering Temperature (10 sec) | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{DV}}$ | Static Discharge Voltage (As per JEDEC STD22-A114-B) | 2.0 | kV |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 5. DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Operating Voltage |  | 3.8 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage (Note 1) |  | GND - 0.3 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (Note 1) |  | 1.6 |  | 3.0 | $\checkmark$ |
| IIL | Input Low Current |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input High Current |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-8 \mathrm{~mA}$ | $V_{\text {DD }}-0.6{ }^{*}$ |  |  | V |
| Icc | Power Down Current (PD\# pulled to GND) |  |  | 1.0 |  | $\mu \mathrm{A}$ |
| IDD | **Dynamic Supply Current, <br> PD\# = 5.5 V ; S[1:4] $=5.5 \mathrm{~V} / \mathrm{GND}$; CLKIN Swing $=0$ to 5.5 V ; <br> $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  |  |  | 1.8 | mA |
|  | Dynamic Supply Current, <br> PD\# = 3 V ; S[1:4] = $3 \mathrm{~V} / \mathrm{GND}$; CLKIN Swing $=0$ to 3.0 V |  |  |  | 3.0 |  |
|  | Dynamic Supply Current, <br> PD\# = 3 V; S[1:4] = 1.6 V ; CLKIN Swing $=0$ to 1.6 V |  |  |  | 4.0 |  |
|  | Dynamic Supply Current, <br> PD\# = S[1:4] = 1.6 V ; CLKIN Swing $=0$ to 1.6 V |  |  |  | 5.0 |  |

*For $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.4 \mathrm{~V}$.
**Indicative value, not a recommended operating condition.

1. Parameter is guaranteed by design and characterization. Not tested in production.

## P1P3800A

Table 6. AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLKIN | Input Clock Frequency | 120 |  | 240 | Hz |
| CLKOUT | Output Clock Frequency | 60 |  | 120 | Hz |
| $\mathrm{t}_{\mathrm{LH}}, \mathrm{t}_{\mathrm{HL}}$ | Output Rise / Fall time (Measured from 20\% to 80\%) (Notes 1, 2) |  |  | 10 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{LH}}, \mathrm{t}_{\mathrm{HL}}$ | Input Rise / Fall time (Measured from 20\% to 80\%) |  |  | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DOUT }}$ | Output Duty Cycle (Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ ) (Notes 1, 2) | 49 | 50 | 51 | \% |
| $t_{\text {DIN }}$ | Input Duty Cycle | 49 | 50 | 51 | \% |
| $\mathrm{t}_{\text {su }}$ | Set up time for control signals, S[1:4], PD\# to input clock rising edge (Note 1) | 60 |  |  | $\mu \mathrm{s}$ |
| $t_{h}$ | Hold up time for control signals, S[1:4], PD\# to input clock rising edge (Note 1) | 60 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {skew }}$ | Output-Output Clock Skew (Note 1) |  |  | 10 | $\mu \mathrm{S}$ |

2. All parameters are specified with 15 pF loaded output.

## Typical IDD Vs PD\# Input Voltage Plot



## ORDERING INFORMATION

| Part Number | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| P1P3800AG12CRTWG | $12 \mathrm{pin}(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ WQFN | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## P1P3800A

## PACKAGE DIMENSIONS



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 0.65 | 0.85 |
| A1 | 0.00 | 0.05 |
| A3 | 0.22 REF |  |
| b | 0.20 |  |
| D | 3.00 |  |
| BSC |  |  |
| D2 | 1.30 |  |
| E | 3.00 |  |
| E2 | 1.30 |  |
| e | 0.50 |  |
| K | 0.20 | 1.50 |
| L | 0.30 | 0.50 |
| L1 | 0.00 | 0.15 | alternate CONSTRUCTIONS


*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and (U14) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Generators \& Support Products category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
5P49V5901A748NLGI 5P49V5901B680NLGI 5P49V5901B744NLGI 5P49V5929B502NLGI 5P49V5935B520LTGI 5V49EE903-116NLGI CV183-2TPAG 82P33814ANLG/W 8T49N004A-002NLGI 8T49N004A-039NLGI 9FGV0631CKLF 9FGV0641AKLFT 9LRS3197AKLF 9UMS9633BFILF 9VRS4450AKLF NB3N51132DTR2G 8N3Q001EG-0035CDI 932SQ426AKLF 950810CGLF 9DBV0531AKILF 9DBV0741AKILF 9FGV0641AKLF 9UMS9633BKLF 9VRS4420DKILF 9VRS4420DKLF 9VRS4420DKLFT CY25404ZXI226 CY25422SXI-004 5P49V5901B712NLGI NB3H5150-01MNTXG 6INT61041NDG PL602-20-K52TC PL613-51QC 8N3Q001FG-1114CDI 9FGV0641AKILF ZL30314GKG2 ZL30253LDG1 ZL30251LDG1 ZL30250LDG1 ZL30169LDG1 ZL30142GGG2 9UMS9633BKILFT 9FGV0631CKLFT 9FGV0631CKILF 5P49V5935B536LTGI PI6LC48P0101LIE DS1099U-ST+ MAX24305EXG+ PI6LC48H02-01LIE 82P33814ANLG

