	D	
		R

HIGH-SPEED 8K x 16 TriPort STATIC RAM

IDT70P5258ML IDT70P525ML IDT70V525ML

Features

- High-speed access
 - Industrial: 55ns (max.)
- Low-power operation
- IDT70P5258ML and IDT70P525ML Active: 54mW (typ.) Standby: 7.2µW (typ.)
- IDT70V525ML Active: 450mW (typ.)
- Standby: 250µW (typ.)

- TriPort architecture allows simultaneous access to the memory from all three ports
- Fully asynchronous operation from each of the three ports: P1, P2, and P3
- IDT70P5258 supports 3.0V and 1.8V I/O's
- Available in 144-ball 0.5mm-pitch fpBGA
- Industrial temperature range (-40°C to +85°C)
- Greeen parts available, see ordering information

Functional Block Diagram



5681 drw 01

Description

The IDT70X525X is a high-speed 8K x 16 TriPort Static RAM designed to be used in systems where multiple access into a common RAM is required. This TriPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT70X525X is also designed to be used in systems where onchip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrated or withstand contention when more than one port

simultaneously accesses the same TriPort RAM location.

The IDT70X525X provides three independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from mutiple ports. An automatic power down feature, controlled by $\overline{BE}o$ and $\overline{BE}1$ on Port 1 and \overline{CE} on Port 2 and on Port 3, permits the on-chip circuitry of each port to enter a very low power standby power mode.

The IDT70X525X is packaged in a 144-ball 0.5mm-pitch fpBGA.

PinConfigurations^(1,2,3)

12/19/03

70(P/V)525XBZ BZ-144

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
I/O7P3	I/O6P2	I/O4P3	I/O3P2	I/O1P2	O E _{P3}	R/WP2	NC	A11P2	A 9P2	A7P2	A6P2
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12
I/O7P2	I/O6P3	Vdd ⁽¹⁾	I/O2P3	I/O0P3	OE _{P2}	CE P3	NC	A10P3	Аврз	А6Р3	А5Р3
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12
I/O9P2	Vss	I/O5P2	I/O2P2	I/O0P2	R/Wp3	CEp2	A11P3	A10P2	A8P2	A5P2	А4Р3
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12
I/O10P3	I/O8P2	I/O5P3	I/Озрз	I/O1P3	Vdd	VDD ⁽¹⁾	Vss	Аэрз	А7рз	A4P2	Азр2
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12
I/O11P3	I/O11P2	I/O8P3	I/O4P2	Vdd	Vss	Vss	Vss	Аорз	Азрз	А2Р3	A2P2
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12
I/O12P3	I/O12P2	I/O9P3	Vdd ⁽¹⁾	Vdd ⁽¹⁾	Vss	Vss	Vss	Vss	Vdd	A1P3	A0P2
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12
I/O15P2	I/O13P3	I/O10P2	I/O13P2	Vss	Vss	Vss	Vss	Vss	Vdd	A1P2	Vdd ⁽¹⁾
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12
I/O15P3	I/O14P3	I/O14P2	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	INT _{P3P1}	INT _{P2P1}
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12
I/O2P1	I/O1P1	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	A0P1	INT _{P1P3}	INT _{P1P2}
K1	К2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12
I/O3P1	I/O0P1	I/O4P1	Vss	Vdd	Vss	Vdd	Vdd	A10P1	Азр1	A2P1	A1P1
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12
I/O6P1	I/O5P1	I/O8P1	I/O10P1	I/O12P1	I/O14P1	OE _{P1}	BE0P1	NC	A9P1	A7P1	A4P1
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12
I/U7P1	VDD	I/O9P1	I/O11P1	I/O13P1	I/O15P1	R/WP1	BE1P1	A11P1	A8P1	A6P1	A5P1

Top View

NOTES:

1. VDDQ for 70P5258.

5681 drw 02

Pin Configurations^(1,2)

Symbol	Pin Name
A0P1 - A11P1	Address Lines - Port 1 (Input)
A0P2 - A11P2	Address Lines - Port 2 (Input)
A0P3 - A11P3	Address Lines - Port 3 (Input)
I/O0P1 - I/O15P1	Data I/O - Port 1
I/O0P2 - I/O15P2	Data I/O - Port 2
I/O0P3 - I/O15P3	Data I/O - Port 3
R/WP1	Read/Write - Port 1 (Input)
R/WP2	Read/Write - Port 2 (Input)
R/WP3	Read/Write - Port 3 (Input)
CEP2	Chip Enable - Port 2 (Input)
CE P3	Chip Enable - Port 3 (Input)
0Ep1	Output Enable - Port 1 (Input)
OEP2	Output Enable - Port 2 (Input)
OE P3	Output Enable - Port 3 (Input)
BE0P1	Bank Enable 0 - Port 1 (Input)
BE1P1	Bank Enable 1 - Port 1 (Input)
INTP1 - P2	Interrupt P1 - P2 - Port 1 (Output)
INTP1 - P3	Interrupt P1 - P3 - Port 1 (Output)
ĪNTP2 - P1	Interrupt P2 - P1 - Port 2 (Output)
INTP3 - P1	Interrupt P3 - P1 - Port 3 (Output)
Vdd	Power (Input)
VDDQ	Port Power Supply (Input) ^(3,4)
Vss	Ground (Input)
	5681 tbl 01

Preliminary Industrial Temperature Range

NOTES:

All Vob pins must be connected to the power supply.
 All Vss pins must be connected to the ground supply.
 IDT70P5258 only.
 For Port 2 and Port 3.

Capacitance⁽¹⁾ (Ta = +25°C, f = 1.0MHz)

Symbol	Parameter	Port	Conditions ⁽²⁾	Max	Unit
CIN	Input	Port 1	Vin = 3dV	18	рF
	Capacitance	Port 2 & 3	Vin = 3dV	9	рF
Court	Output	Port 1	Vout = 3dV	20	рF
COUI	Capacitance	Port 2 & 3	Vout = 3dV	11	рF

NOTES:

5681 tbl 03

- This parameter is determined by device characterization but is not production tested.
 3dV references the interpolated capacitance when the input and the output signals switch
- from OV to 3V or from 3V to OV.

Maximum Operating Temperature and Supply Voltage $^{\left(1\right) }$

Grade	Ambient Temperature	Device	Vss	Vdd
Industrial	-40°C to +85°C	70P525 70P5258	0V	1.8V <u>+</u> 100mV
		70V525	0V	3.0V <u>+</u> 300mV
	-			5681 tbl 04

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Industrial	Unit
Vterm	Supply Voltage on VDD with Respect to GND	-0.5 to +2.9	V
VTERM	Supply Voltage on VDDQ with Respect to GND	-0.5 to +3.6	V
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	minal Voltage -0.5 to V _{DD} + 0.3 ⁽⁴⁾	
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
исТ	Junction Temperatue	+150	°C
lout (for 70V525)	DC Output Current	50	mA
юлт (for 70Р525 and 70Р5258)	DC Output Current	20	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. VTERM must not exceed Vbb + 10% for Port 1 or Vbbb + 10% for Port 2 and Port 3 for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vbb + 10% (Port 1) or Vbbb + 10% (Port 2 and Port 3).
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

4. VDDQ + 0.3V for 70P5258.

Symbol	Device	Port	Parameter	Min.	Тур.	Max.	Unit	
	70P5258			1.7	1.8	1.9		
VDD	70P525	All	Supply Voltage	1.7	1.8	1.9	V	
	70V525			2.7	3	3.3		
	70P5258	Port 2 & 3		2.7	3	3.3		
VDDQ	70P525	N/A	VO Supply Voltage ⁽¹⁾		_		V	
	70V525	N/A			_			
Vss	All	All	Ground	0	0	0	V	
	70P5258	Port 1		1.2		VDD+0.2		
Max		Port 2 & 3	Input High Voltago	2		VDDQ+0.2	V	
VIH	70P525	All	npul High vollage	1.2	_	VDD+0.2	V	
	70V525	All		2		VDD+0.2		
	7005050	Port 1		-0.2		0.4		
Ma	70P5258	Port 2 & 3		-0.2		0.6	V	
VIL	70P525	All	mput Low voltage	-0.2		0.4	v	
	70V525	All		-0.2		0.6		

Recommended DC Operating Conditions

NOTES:

5681 tbl 02

- 1. The supply voltage for all ports on the IDT70P525 and IDT70V525 is supplied by Vbb so there are no Vbbb pins on these devices.
- 2. VIL \geq -1.5V for pulse width less than 10ns.

3. VTERM must not exceed VDD + 10% for Port 1 or VDDQ + 10% for Port 2 and Port 3.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,4)

				70P 70F Ind'l	5258 2525 Only	70\ Ind'l	/525 Only	
Symbol	Parameter	Test Condition	Version	Тур. ⁽¹⁾	Мах.	Typ. ⁽¹⁾	Мах.	Unit
ldd	Dynamic Operating Current (Both Ports Active - CMOS Level Inputs)	$\overline{CE} = V_{IL}$, Outputs Open f = f _{MAX} ⁽²⁾	IND'L L	30	50	150	180	mA
ISB1	Standby Current (Both Ports - CMOS Level Inputs)	\overline{CE}_{R} and $\overline{CE}_{L} = V_{IH}$ $f = f_{MAX}^{(2)}$	IND'L L	.004	.016	5	10	mA
ISB2	Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^{"}{}_{A}{}^{"}=V{}_{L}$ and $\overline{CE}^{"}{}_{B}{}^{"}=V{}_{H}{}^{(3)}{},$ Active Port Outputs Open $f=f_{MAX}{}^{(2)}$	IND'L L	17	28	90	110	mA
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge V D D Q - 0.2V$, VIN $\ge V D D Q - 0.2V$ or VIN $\le 0.2V$ f = fmax ⁽²⁾	IND'L L	4	16	84	150	μΑ
ISB4	Standby Current (One Port - CMOS Level Inputs)	$\overline{CE^*}{}^{a^*} \leq 0.2V \text{ and } \overline{CE^*}{}^{B^*} \geq V_{DDQ} - 0.2V^{(3)}$ $Vin \geq V_{DDQ} - 0.2V \text{ or } Vin \leq 0.2V, \text{ Active Port Outputs Open } f = f_{MAX}^{(2)}$	IND'L L	17	28	90	110	mA
NOTEO	•	•	-	-	-		5	681 tbl 06

NOTES:

1. VDD = 1.8V for 70P5258 and 70P525. VDD = 3.0V for 70V525, TA = +25°C, and are not production tested. IDD DC = 15mA (typ.)

2. At f = fMAX, address and control lines are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions".

3. For the 70P5258, if Port "A" is Port 1 then Port "B" may be either Port 2 or Port 3. If Port "A" is either Port 2 or Port 3, Port "B" must be Port 1.

4. $V_{DD} = 1.8V \pm 100mV$ for 70P525 and 70P5258. $V_{DD} = 3.0V \pm 300mV$ for 70V525.

Symbol	Device	Port	Parameter	Test Conditions	Min.	Max.	Unit
	70P5258	All		V_{DD} = 1.8V, VIN = 0V to VDD		1	
lu 7	70P525	All	Input Leakage Current	V_{DD} = 1.8V, VIN = 0V to VDD		1	μA
	70V525	All		Vdd = 3.0V, Vin = 0V to Vdd		1	
	70P5258	All		$\overline{CE}x = \overline{BE}x = V_{IH}, V_{OUT} = 0V \text{ to } V_{DD}$		1	
Ilo	70P525	All	Output Leakage Current	$\overline{CE}x = \overline{BE}x = V_{IH}$, Vout = 0V to VDD		1	μA
	70V525	All	C	$\overline{CE}x = \overline{BE}x = V_{IH}$, Vout = 0V to VDD		1	
	7005050	Port 1		Iol = +0.1mA		0.2	
	/UP5258	Port 2 & 3		Iol = +2mA		0.4	v
VOL	70P525	All	Output Low Voltage	Iol = +0.1mA		0.2	v
	70V525	All		Iol = +2mA		0.4	
	7005050	Port 1		Іон = -0.1mA	1.4	_	
Maria	70P5258	Port 2 & 3	Output Llink Vallage	юн = -2mA	2.1		V
VOH	70P525	70P525 All	ouput nign voltage	Іон = -0.1mA	1.4		v
	70V525	All		юн = -2mA	2.1		

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽²⁾

NOTE:

1. At VDD \leq 2.0V input leakages are undefined.

2. $V_{DD} = 1.8V \pm 100$ mV for 70P525 and 70P5258. $V_{DD} = 3.0V \pm 300$ mV for 70V525.



1.8V

3.0V







Figure 1. AC Output Test Load for the 70P525 and 70P5258



Figure3. AC Output Test Load for the 70V525 (for tHz, tLx, twz, tow)



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

		70X Ind'l	70X525X Ind'l Only		
Symbol	Parameter	Min.	Min. Max.		
READ CYCLE					
trc	Read Cycle Time	55		ns	
taa	Address Access Time	_	55	ns	
T ACE	Chip Enable Access Time	—	55	ns	
taoe	Output Enable Access Time		30	ns	
toн	Output Hold from Address Change	5		ns	
tLz	Output Low-Z Time ^(1,2)	5		ns	
tHZ	Output High-Z Time ^(1,2)		25	ns	
tPU	Chip Enable to Power Up Time ⁽²⁾	0		ns	
tPD	Chip Disable to Power Down Time ⁽²⁾	—	55	ns	
NOTEO		-	-	5681 tb10	

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization but is not production tested.

Timing Waveform of Read Cycle No. 2, Any Port^(1, 2)



NOTES:

- 1. $R/\overline{W} = V_{IH}$ for Read Cycles.
- 2. Addresses valid prior to or coincident with \overline{CE} (or \overline{BEx}) transition LOW.
- 3. CE for Port 2 or Port 3, BEx for Port 1.
- 4. Timing depends on which signal is asserted last, \overline{CE} (or \overline{BEx}) or \overline{OE} .
- 5. Timing depends on which signal is deasserted first, CE (or BEx) or OE.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

		70X! Ind'l		
Symbol	Parameter	Min.	Unit	
WRITE CYCLE				
twc	Write Cycle Time	55		ns
tew	Chip Enable to End-of-Write	45		ns
taw	Address Valid to End-of-Write	45		ns
tas	Address Set-up Time	0		ns
twp	Write Pulse Width ⁽³⁾	40		ns
twr	Write Recovery Time	0		ns
tow	Data Valid to End-of-Write	30		ns
tHZ	Output High-Z Time ^(1,2)	_	25	ns
tDH	Data Hold Time	0		ns
twz	Write Enable to Output in High-Z ^(1,2)		25	ns
tow	Output Active from End-of-Write ^(1,2)	0	_	ns
				5681 tbl 11

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization but is not production tested.

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing⁽⁵⁾



5681 drw 09

Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing^(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} (or \overline{BEx}) = VIH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} (or \overline{BEx}) = VIL and a R/W = VIL.
- 3. twe is measured from the earlier of \overline{CE} (or \overline{BEx}) or $R\overline{W}$ = VIH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE (or BEx) LOW transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ (or $\overline{\text{BEx}})$ or $\text{R}/\overline{\text{W}}.$
- 7. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 3). This parameter is guaranteed but is not production tested.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

		70X Ind'l		
Symbol	Parameter	Min.	Max.	Unit
INTERRUPT T	IMING			
tas	Address Set-up Time	0		ns
twr	Write Recovery Time	0	_	ns
tins	Interrupt Set Time		45	ns
tinr	Interrupt Reset Time		45	ns

5681 tbl 12

Waveform of Interrupt Timing⁽¹⁾



NOTES:

- 1. If Port A is Port 1, Port B may be either Port 2 or Port 3. If Port A is either Port 2 or Port 3, Port B must be Port 1.
- 2. See Interrupt Truth Table II.
- 3. Timing depends on which enable signal (\overline{CE} or \overline{RW}) is asserted last. 4. Timing depends on which enable signal (\overline{CE} or \overline{RW}) is de-asserted first.

Functional Description

The IDT70X525X provides three ports with separate control, address, and I/O pins that permit independent access for reads or writes to the two banks of memory. These devices have an automatic power down feature controlled by BEo and BE1 on Port 1 and CE on Port 2 and Port 3. The CE (or BEx) controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (CE or BEx = VIH). When Port 1 is enabled, it has access to the full memory. When Port 2 is active it has access to Bank 1 of the memory. When Port 3 is active it has access to Bank 2 of the memory. See Truth Table I for a description of the Read/Write operation.

	BE 0	BE1	R/W	CE	ŌĒ	D0-D15	Function	
PORT 1	Н	Н	Х	Х	х	Z	Port Deselected	
	L	Н	L	Х	Х	DATAIN	Data on port written into Memory Bank 0	
	L	Н	Н	Х	L	DATAOUT	Data in Memory Bank 0 output on port	
	Н	L	L	Х	Х	DATAIN	Data on port written into Memory Bank 1	
	Н	L	Н	Х	L	DATAOUT	Data in Memory Bank 1 output on port	
	х	Х	Х	Х	Н	Z	Outputs Disabled	
	L	L	Х	Х	Х	Х	Not Allowed	
PORT 2 or PORT 3	Х	Х	Х	Н	Х	Z	Port Deselected	
	х	Х	L	L	х	DATAIN	Data on port written into Memory $Bank^{(2)}$	
	х	Х	Н	L	L	DATAout	Data in Memory Bank ⁽²⁾ output on port	
	Х	Х	Х	Х	Н	Z	Outputs Disabled	
	Н	Н	Х	Н	Х	Z	$\overline{BE}_0 = \overline{BE}_1 = \overline{CE}_{P3} = V_{IH}$, Sleep mode	

Truth Table I - Read/Write Control

NOTE:

1. Both \overline{BE}_0 , and \overline{BE}_1 cannot be active ($\overline{BE}x = V_{1L}$) simultaneously.

2. Memory Bank 0 for Port 2. Memory Bank 1 for Port 3.

Interrupts

If the user chooses the interrupt function, a memory location (mailbox or message center) is assigned to each port. Interrupt P1 - P2 of Port 1 $(\overline{INT}_{P1} - P2)$ is asserted when Port 2 writes to memory location FFE(HEX), where a write is defined as $\overline{CE} = R/\overline{W} = V_{IL}$ per Truth Table II. Port 1 clears the interrupt by accessing address location FFE when $\overline{BE0} = V_{IL}$, R/\overline{W} is a "don't care". Interrupt P1 - P3 of Port 1 ($\overline{INT}_{P1} - P3$) is asserted when Port 3 writes to memory location FFE (HEX), where a write is defined as $\overline{CE} = R/\overline{W} = V_{IL}$. Port 1 clears the interrupt by accessing address location FFE when $\overline{BE}_1 = V_{IL}$, R/\overline{W} is a "don't care". Port 2's interrupt flag (\overline{INT}_{P2} -P1) is asserted when Port 1 writes to memory location FFF (HEX), where a write is defined as $\overline{BE}_0 = R/\overline{W} = V_{IL}$. Port 2 clears the interrupt by accessing address location FFF when $\overline{CE} = V_{IL}$, R/\overline{W} is a "don't care". Likewise, Port 3's interrupt flag (\overline{INT}_{P3} -P1) is asserted when Port 1 writes to memory location FFF (HEX), where a write is defined as $\overline{BE}_1 = R/\overline{W} = V_{IL}$. Port 3 clears the interrupt by accessing address location FFF when $\overline{CE} = V_{IL}$, R/W is a "don't care".

Port 1							Port 2 or 3					
R/W	BE 0	BE1	ŌĒ	A11 - A0	INT p1 - p2	INT P1 - P3	R/W	CE	ŌĒ	A11 - A0	INTPx - P1	Function
L	L	Н	Х	FFF	х	х	Х	Х	Х	Х	L	Set P2 INT Flag
Х	х	х	х	Х	х	х	х	L	L	FFF	Н	Reset P2 INT Flag
L	Н	L	х	FFF	х	х	Х	х	х	Х	L	Set P3 INT Flag
Х	х	Х	Х	Х	х	х	Х	L	L	FFF	Н	Reset P3 INT Flag
х	х	Х	х	х	L	х	L	L	х	FFE	Х	Set P1 INTP1-P2 Flag ⁽¹⁾
Х	L	Н	L	FFE	Н	х	Х	Х	Х	Х	Х	Reset P1 INTP1-P2 Flag
Х	х	х	х	х	Х	L	L	L	х	FFE	Х	Set P1 INTP1-P3 Flag ⁽²⁾
Х	Н	L	L	FFE	х	Н	Х	Х	х	Х	Х	Reset P1 INTP1-P3 Flag

Truth Table II - Interrupt Flag

NOTE:

1. Port 2 sets the $\overline{INT}{}_{P1 \mbox{-} P2}$ flag on Port 1 so all signals refer to Port 2.

2. Port 3 sets the \overline{INT}_{P1} - $_{P3}$ flag on Port 1 so all signals refer to Port 3.

Ordering Information



NOTE:

1. Green parts available. For specific speeds, packages and powers contact your sales office.

Datasheet Document History

10
note 3 & 4



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 *for SALES:* 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for idt manufacturer:

Other Similar products are found below :

8304AMILF 7133SA55JG 7025L25PF 70V3589S133BCI 7140SA55P 71T75602S133BGI F1423EVB-DI F1423EVB-SI 952601EGLF 9DB801CGLF F2912EVBI 54FCT162245ATEB ZSC31150KIT V1.2 7025L35G 70T653MS12BCI 70V05L15JG 70V3319S133BCI 70V3599S133BC 70V639S10BCG 70V658S10BF 71342LA20JG 72T36125L5BBGI 72V36110L7-5BBGI 74FCT162827CTPAG P9120-EVAL ZLED7020Kit-D1 V2.0 XUL536150.000JS6I 9112AF-17LF 854110AYILF EVKVC5-5933ALL 83PR226BKI-01LF 74ALVCH162244PAG8 7024L20PFGI 84329BYLF 670M-03ILF QS3VH251PAG QS34XVH245Q3G8 49FCT805PYG 82EBP33831-2 9FGV0241AKILFT F1978EVBI F2911EVBI F2950EVBI SDAH01 SDAH02 DEV5L2503 DEV5X2503 ZMID5201STKIT 5P49V6968-EVK EVK9FGL0441