

AS5030

8-Bit Programmable High Speed Magnetic Rotary Encoder

1 General Description

The AS5030 is a contactless magnetic rotary encoder for accurate angular measurement over a full turn of 360°.

It is a system-on-chip, combining integrated Hall elements, analog front end and digital signal processing in a single device.

To measure the angle, only a simple two-pole magnet, rotating over the center of the chip is required.

The absolute angle measurement provides instant indication of the magnet's angular position with a resolution of 8 bit = 256 positions per revolution. This digital data is available as a serial bit stream and as a PWM signal.

In addition to the angle information, the strength of the magnetic field is also available as a 6-bit code.

Data transmission can be configured for 1-wire (PWM), 2-wires (CLK, DIO) or 3-wires (CLK, DIO, CS).

A software programmable (OTP) zero position simplifies assembly as the zero position of the magnet does not need to be mechanically aligned.

A Power Down Mode together with fast startup- and measurement cycles allows for very low average power consumption and makes the AS5030 also suitable for battery operated equipment.


2 Key Features

- 360° contactless angular position encoding
- Two digital 8-bit absolute outputs:
 - Serial interface
 - Pulse width modulated (PWM) output
- User programmable zero position
- Direct measurement of magnetic field strength allows exact determination of vertical magnet distance
- Serial read-out of multiple interconnected AS5030 devices using daisy chain mode
- Wide magnetic field input range: 20 ~ 80mT
- Wide temperature range: -40°C to +125°C
- Small Pb-free package: TSSOP 16

3 Applications

The AS5030 is suitable for Contactless rotary position sensing, Rotary switches (human machine interface), AC/DC motor position control, Robotics and Encoder for battery operated equipment.

Figure 1. AS5030 Block Diagram





Contents

| | | |
|-------|---|----|
| 1 | General Description | 1 |
| 2 | Key Features..... | 1 |
| 3 | Applications..... | 1 |
| 4 | Pin Assignments | 4 |
| 4.1 | Pin Descriptions..... | 4 |
| 5 | Absolute Maximum Ratings | 5 |
| 6 | Electrical Characteristics..... | 6 |
| 6.1 | Operating Conditions..... | 6 |
| 6.2 | System Parameters | 6 |
| 6.3 | Magnet Specifications | 7 |
| 6.4 | Magnetic Field Alarm Limits | 7 |
| 6.5 | Hall Element Sensitivity Options..... | 7 |
| 6.6 | Programming Parameters | 8 |
| 6.7 | DC Characteristics of Digital Inputs and Outputs | 8 |
| 6.8 | 8-bit PWM Output..... | 9 |
| 6.9 | Serial 8-bit Output..... | 9 |
| 6.10 | General Data Transmission Timings | 10 |
| 7 | Detailed Description..... | 11 |
| 7.1 | Connecting the AS5030..... | 11 |
| 7.2 | Serial 3-Wire R/W Connection..... | 11 |
| 7.3 | Serial 3-Wire Read-only Connection | 13 |
| 7.4 | Serial 2-Wire Connection (R/W Mode) | 14 |
| 7.5 | Serial 2-Wire Continuous Readout | 15 |
| 7.6 | Serial 2-Wire Differential SSI Connection..... | 15 |
| 7.7 | 1-Wire PWM Connection | 16 |
| 7.8 | Analog Output..... | 18 |
| 7.9 | Analog Sin/Cos Outputs with External Interpolator | 19 |
| 7.10 | 3-Wire Daisy Chain Mode..... | 20 |
| 7.11 | 2-Wire Daisy Chain Mode..... | 21 |
| 8 | Application Information | 22 |
| 8.1 | AS5030 Programming | 23 |
| 8.1.1 | OTP Programming Options | 23 |
| 8.1.2 | Reduced Power Mode Programming Options | 23 |
| 8.2 | AS5030 Read / Write Commands | 23 |
| 8.2.1 | 16-bit Read Command..... | 23 |
| 8.2.2 | 16-bit Write Command..... | 24 |
| 8.2.3 | 18-bit OTP Read Commands | 24 |
| 8.2.4 | 18-bit OTP Write Commands | 25 |
| 8.3 | OTP Programming Connection | 26 |
| 8.3.1 | Programming in Daisy Chain Mode | 26 |
| 8.4 | Programming Verification | 27 |




| | |
|---|-----------|
| 8.5 AS5030 Status Indicators | 27 |
| 8.5.1 C2 Status Bit | 27 |
| 8.5.2 Lock Status Bit | 27 |
| 8.5.3 Magnetic Field Strength Indicators | 28 |
| 8.5.4 "Push-button" Feature | 28 |
| 8.6 High Speed Operation | 29 |
| 8.6.1 Propagation Delay | 29 |
| 8.6.2 Total Propagation Delay of the AS5030 | 30 |
| 8.7 Reduced Power Modes | 30 |
| 8.7.1 Low Power Mode and Ultra-low Power Mode | 31 |
| 8.7.2 Power Cycling Mode | 33 |
| 8.8 Accuracy of the Encoder System | 34 |
| 8.8.1 Quantization Error | 34 |
| 8.8.2 Vertical Distance of the Magnet | 35 |
| 8.9 Choosing the Proper Magnet | 36 |
| 8.9.1 Magnet Placement | 37 |
| 8.9.2 Lateral Displacement of the Magnet | 38 |
| 8.9.3 Magnet Size | 39 |
| 8.10 Physical Placement of the Magnet | 40 |
| 9 Package Drawings and Markings | 41 |
| 9.1 Recommended PCB Footprint | 42 |
| 10 Ordering Information | 43 |



4 Pin Assignments

Figure 2. Pin Assignments (Top View)



4.1 Pin Descriptions

Table 1. Pin Descriptions

| Pin Number | Pin Name | Pin Type | Description |
|------------|----------|--|--|
| 1 | MagRngn | Digital output / tri-state | Push-Pull output. Is 'HIGH' when the magnetic field strength is too weak, e.g. due to missing magnet |
| 2 | PROG | Supply pin | Programming voltage input. Must be left open in normal operation. Maximum load = 20pF (except during programming) |
| 3 | VSS | | Supply ground |
| 4 | T3_SINn | - | This pin is used for factory testing. For normal operation it must be left unconnected. Inverse SIN (Sinn) output in SIN/COS output mode |
| 5 | T2_SIN | - | This pin is used for factory testing. For normal operation it must be left unconnected. SIN output in SIN/COS mode |
| 6 | T1_COSn | - | This pin is used for factory testing. For normal operation it must be left unconnected. Inverse COS (Cosn) output in SIN/COS mode |
| 7 | T0_COS | - | This pin is used for factory testing. For normal operation it must be left unconnected. COS output in SIN/COS mode |
| 8 | TC | - | Test pin. Connect to VSS or leave unconnected |
| 9 | DX | Digital output | Digital output for 2-wire operation and Daisy Chain mode |
| 10 | CLK | Digital input / Schmitt-Trigger | Clock Input of Synchronous Serial Interface; Schmitt-Trigger input |
| 11 | CS | | Chip Select for serial data transmission, active high; Schmitt-Trigger input, external pull-down resistor (~50kΩ) required in read-only mode |
| 12 | DIO | Bi-directional digital pin | Data output / command input for digital serial interface |
| 13 | VDD | Supply pin | Positive supply voltage, 4.5V to 5.5V |
| 14 | C1 | Digital input (standard CMOS; no pull-up or pull-down) | Configuration input: Connect to VSS for normal operation, connect to VDD to enable SIN-COS outputs. This pin is scanned at power-on-reset and at wake-up from one of the Ultra-low Power Modes |
| 15 | C2 | | Configuration input: Connect to VSS for 3-wire operation, connect to VDD for 2-wire operation. This pin is scanned at power-on-reset and at wake-up from one of the Ultra-low Power Modes |
| 16 | PWM | Digital output | Pulse Width Modulation output, 2μs pulse width per step (2μs ~ 512μs) |



5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 6](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Units | Comments |
|--|-----------------------------------|-----------------------|-----------------------|-------|--|
| Electrical Parameters | | | | | |
| V _{DD} | Supply voltage | -0.3 | 7 | V | Except during OTP programming |
| V _{IN} | Input pin voltage | V _{SS} - 0.5 | V _{DD} + 0.5 | V | |
| I _{scr} | Input current (latch-up immunity) | -100 | 100 | mA | Norm: Jedec 78 |
| Electrostatic Discharge | | | | | |
| ESD | Electrostatic Discharge | ±2 | | kV | Norm: MIL 883 E method 3015 |
| θ _{JA} | Package thermal resistance | | 137 | °C/W | Still Air / Single Layer PCB |
| | | | 89 | °C/W | Still Air / Multilayer PCB |
| Temperature Ranges and Storage Conditions | | | | | |
| T _{strg} | Storage temperature | -55 | +150 | °C | Min -67°F; Max +257°F |
| T _{BODY} | Body temperature | | 260 | °C | The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". The lead finish for Pb-free leaded packages is matte tin (100% Sn). |
| | Humidity non-condensing | 5 | 85 | % | |
| MSL | Moisture Sensitive Level | 3 | | | Represents a maximum floor time of 168h |



6 Electrical Characteristics

$T_{AMB} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD5V} = 4.5\text{V} \sim 5.5\text{V}$, all voltages referenced to VSS, unless otherwise noted.

6.1 Operating Conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|------------------|-------------------------|--|-----|------|------|-------|
| VDD | Positive supply voltage | | 4.5 | | 5.5 | V |
| IDD | Operating current | No load on outputs. Minimum AGC (strong magnetic field) | | 14 | 18 | mA |
| | | No load on outputs. Maximum AGC (weak or no magnetic field) | | 18 | 22 | |
| I _{off} | Power-down current | Low Power Mode | | 1400 | 2000 | μA |
| | | Ultra-low Power Mode | | 30 | 120 | |
| TAMB | Ambient temperature | -40°F ~ +257°F | -40 | | 125 | °C |

6.2 System Parameters

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------------------|-----------------------------|---|------|-------|-------|-------|
| N | Resolution | | | 8 | | bit |
| | | | | 1.406 | | ° |
| T _{PwrUp} | Power up time | Startup from zero; AGC not regulated | | | 1000 | μs |
| | | Startup from zero until regulated AGC | | | 3300 | |
| | | Startup from Power Down Mode | | | 500 | |
| | | Startup from Low Power Mode Setting 1: no hysteresis, no reset | | | 46 | |
| | | Setting 2: hysteresis and reset | | | 1500 | |
| t _{da} | Propagation delay | Analog signal path; over full temperature range | | 15 | 17 | μs |
| t _{dd} | Tracking rate | step rate of tracking ADC; 1 step = 1.406° | 0.85 | 1.15 | 1.45 | μs |
| t _{delay} | Signal processing delay | Total signal processing delay, analog + digital (t _{da} + t _{dd}) | | 16.15 | 18.45 | μs |
| T | Analog filter time constant | Internal low-pass filter | 4.1 | 6.6 | 12.5 | μs |
| INL _{cm} | Accuracy | centered magnet | -2 | | 2 | ° |
| | | within horizontal displacement radius (see Magnet Specifications on page 7) | -3 | | 3 | |
| TN | Transition noise | rms (1 sigma) | | | 0.235 | ° |
| POR _r | Power-on-reset levels | VDD rising | 3.5 | | 4.5 | V |
| POR _f | | VDD falling | 3.0 | | 4.5 | V |
| Hyst | | Hysteresis POR _r - POR _f | | | 500 | |



6.3 Magnet Specifications

Recommended magnet: NdFeB 35H BR = 12.000 Gauss, Ø6mm x 2.5mm

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|------------------|--|---|-----|--------|--------|-------|
| MD | Magnet diameter | Diametrically magnetized | | 6 | | mm |
| MT | Magnet thickness | | | 2.5 | | mm |
| B _i | Magnetic input range | At chip surface, on a radius of 1mm | 20 | | 80 | mT |
| v _i | Magnet rotation speed | To maintain locked state | | | 30.000 | rpm |
| B _{max} | Magnetic field high detection | T _{AMB} =25°C, AGC @ lower limit, 1 sigma = 2.5mT | | 52 | | mT |
| B _{min} | Magnetic field low detection | T _{AMB} =25°C, AGC @ upper limit, 1 sigma = 1.5mT | | 23 | | |
| | Hall array radius | Over x/y chip center | | 1 | | mm |
| | Vertical distance of magnet | Recommended distance; operation outside this range is possible, accuracy may be reduced | 0.5 | 1 | 1.8 | mm |
| | Horizontal magnet displacement radius | From diagonal package center | | | 0.25 | mm |
| | | From diagonal IC center | | | 0.5 | |
| tk _M | Recommended magnet material and temperature drift | NdFeB Material | | -0.12 | | %K |
| | | SmCo Material | | -0.035 | | |

6.4 Magnetic Field Alarm Limits

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-------------------|---|---|------|-------|------|-------|
| AGC _{FF} | Magnetic field too low alarm limit | AGC = FF _H untrimmed, 25°C, 1sigma | 20.3 | | 23.6 | mT |
| AGC ₀ | Magnetic field too high alarm limit | AGC = 0 _H untrimmed, 25°C, 1sigma | 44.5 | | 52.2 | mT |
| | Magnetic field alarm limit trim range | (see Hall Element Sensitivity Options on page 7) | 100 | | 121 | % |
| | Temperature coefficient of alarm ranges | Sensitivity increases with temperature which partly compensates the temperature coefficient of the magnet | | 0.052 | | %/K |

6.5 Hall Element Sensitivity Options

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------|----------------------------------|---|-----|-----|-----|-------|
| sens | Hall element sensitivity setting | sens = 00 (default); low sensitivity (see 18-bit OTP Write Commands on page 25) | | 100 | | % |
| | | sens = 01 | | 106 | | |
| | | sens = 10 | | 113 | | |
| | | sens = 11 (high sensitivity) | | 121 | | |



6.6 Programming Parameters

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------------|---------------------------------|---|-----|-----|-----|-------|
| V _{PROG} | Programming voltage | Static voltage at pin PROG | 8.0 | | 8.5 | V |
| I _{PROG} | Programming current | | | | 100 | mA |
| T _{ambPROG} | Programming ambient temperature | During programming | 0 | | 85 | °C |
| t _{PROG} | Programming time | Timing is internally generated | 2 | | 4 | μs |
| V _{R,prog} | Analog readback voltage | During Analog Readback mode at pin PROG | | | 0.5 | V |
| V _{R,unprog} | | | 2.2 | | 3.5 | |

6.7 DC Characteristics of Digital Inputs and Outputs

CMOS Inputs: CLK, CS, DIO, C1, C2

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-------------------|--------------------------|------------|---------|-----|---------|-------|
| V _{IH} | High level input voltage | | 0.7*VDD | | | V |
| V _{IL} | Low level input voltage | | | | 0.3*VDD | V |
| I _{LEAK} | Input leakage current | | | | 1 | μA |

CMOS Outputs: DIO, MagRngn, PWM, DX

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------|---------------------------|---------------------|---------|-----|-----|-------|
| V _{OH} | High level output voltage | Source current <4mA | VDD-0.5 | | | V |
| V _{OL} | Low level output voltage | Sink current <4mA | | | 0.4 | V |
| CL | Capacitive load | | | | 35 | pF |

CMOS Tristate Output: DIO

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------|--------------------------|------------|-----|-----|-----|-------|
| I _{OZ} | Tristate leakage current | CS = low | | | 1 | μA |



6.8 8-bit PWM Output

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-------------------|---------------------------------|--|------|------|------|---------|
| NPWM | PWM resolution | | | 8 | | bit |
| | | | | 2 | | µs/step |
| PW _{MIN} | PWM pulse width | Angle = 0° (00 _H) | 1.66 | 2.26 | 2.85 | µs |
| PW _{MAX} | PWM pulse width | Angle = 358.6° (FF _H) | 427 | 578 | 731 | µs |
| PW _P | PWM period | Over full temperature range ¹ | 428 | 581 | 734 | µs |
| f _{PWM} | PWM frequency | 1 / PWM period | | 1.72 | | kHz |
| Hyst | Digital hysteresis ² | At change of rotation direction | 1 | | | bit |

1. The tolerance of the absolute PWM pulse width and frequency can be eliminated by using the duty cycle $t_{ON}/(t_{ON}+t_{OFF})$ for angle measurement(see [1-Wire PWM Connection on page 16](#)).
2. Hysteresis may be temporarily disabled by software(see [16-bit Write Command on page 24](#)).

6.9 Serial 8-bit Output

3-wire Interface.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------------------|-----------------|------------------------|-------|-----|-----|-------|
| f _{CLK} | Clock frequency | Normal operation | | | 6 | MHz |
| t _{CLK} | | | 166.6 | | | ns |
| f _{clk,P} | Clock frequency | During OTP programming | 250 | | 500 | kHz |

2-wire Interface.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------------------|---------------------------------|--|-------|-----|--------|-------|
| f _{CLK} | Clock frequency | Normal operation | 0.1 | | 6 | MHz |
| t _{CLK} | | | 166.6 | | 10,000 | ns |
| f _{clk,P} | Clock frequency | During OTP programming | 250 | | 500 | kHz |
| t _{TO} | Synchronization timeout | Rising edge of CLK to internally generated chip select on pin DX | 16.6 | 27 | 34.3 | ms |
| Hyst | Digital hysteresis ¹ | At change of rotation direction | 1 | | | bit |

1. Hysteresis may be temporarily disabled by software.



6.10 General Data Transmission Timings

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------|---|------------|--------------|-----|--------------|-------|
| t ₀ | Rising CLK to CS | | CLK/2 +0 | | CLK/2 +50 | ns |
| t ₁ | Chip select to positive edge of CLK | | 50 | | | ns |
| t ₂ | Chip select to drive bus externally | | 0 | | | ns |
| t ₃ | Setup time command bit data valid to positive edge of CLK | | 50 | | | ns |
| t ₄ | Hold time command bit data valid after positive edge of CLK | | 15 | | | ns |
| t ₅ | Float time positive edge of CLK for last command bit to bus float | | | | CLK/2 +0 | ns |
| t ₆ | Bus driving time positive edge of CLK for last command bit to bus drive | | CLK/2 +0 | | | ns |
| t ₇ | Setup time data bit data valid to positive edge of CLK | | CLK/2 +0 | | CLK/2 +30 | ns |
| t ₈ | Hold time data bit data valid after positive edge of CLK | | CLK/2 +0 | | | ns |
| t ₉ | Hold time chip select positive edge CLK to negative edge of chip select | | CLK/2 +50 | | | ns |
| t ₁₀ | Bus floating time negative edge of chip select to float bus | | | | 50 | ns |
| t ₁₁ | Hold time data bit @ write access data valid to positive edge of CLK | | 50 | | | ns |
| t ₁₂ | Hold time data bit @ write access data valid after positive edge of CLK | | 15 | | | ns |
| t ₁₃ | Bus floating time negative edge of chip select to float bus | | | | 50 | ns |
| t _{TO} | Timeout period in 2-wire mode (from rising edge of CLK) | | 20 | | 24 | μs |

See [Figure 5](#) for the corresponding timing diagram.




7 Detailed Description

The benefits of AS5030 are as follows:

- Complete system-on-chip, no calibration required
- Flexible system solution provides absolute serial and PWM output
- Ideal for applications in harsh environments due to magnetic sensing principle
- High reliability due to non-contact sensing
- Robust system, tolerant to horizontal misalignment, airgap variations, temperature variations and external magnetic fields

Figure 3. Typical Arrangement of AS5030 and Magnet



7.1 Connecting the AS5030

The following examples show various ways to connect the AS5030 to an external controller:

7.2 Serial 3-Wire R/W Connection

In this mode, the AS5030 is connected to the external controller via three signals:

Chip Select (CS), Clock (CLK) inputs and bi-directional DIO (Data In/Out) output.

The controller sends commands over the DIO pin at the beginning of each data transmission sequence, such as reading the angle or putting the AS5030 in and out of the reduced power modes.

A pull-down resistor is not required.

C1 and C2 are hardware configuration inputs. C1 must always be connected to VSS, C2 selects 3-wire mode (C2 = low) or 2-wire mode (C2 = high)



Figure 4. SSI Read/Write Serial Data Transmission




Figure 5. Timing Diagram in 3-wire SSI R/W Mode




Table 3. Serial Bit Sequence (16-bit read/write)

| Write Command | | | | | Read / Write Data | | | | | | | | | | | | | | | |
|---------------|----|----|----|----|-------------------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| C4 | C3 | C2 | C1 | C0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |



7.3 Serial 3-Wire Read-only Connection

If the AS5030 is only used to provide the angular data (no power down or OTP access) this simplified connection is possible. The Chip Select (CS) and Clock (CLK) connection is the same as in the R/W mode, but only a digital input pin (not an I/O pin) is required for the DIO connection. As the first 5 bits of the data transmission are command bits sent to the AS5030, both the microcontroller and the AS5030 are configured as digital inputs during this phase. Therefore, a pull-down resistor must be added to make sure that the AS5030 reads "00000" as the first 5 bits which sets the Read_Angle command.

All further application examples are shown in R/W mode, however read-only mode is also possible, unless otherwise noted.

Figure 6. SSI Read-only Serial Data Transmission




Figure 7. Timing Diagram in 2-wire and 3-wire SSI Mode




Table 4. Serial Bit Sequence (16-bit read/write)

| Read | | | | | | | | | | | | | | | | | | | | |
|------|-----|-----|-----|-----|-----|------|-----|-----|-----|-----|----|-------|----|----|----|----|----|----|----|----|
| D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | C2 | lock | AGC | | | | | Angle | | | | | | | | |
| | | | | | | | D5 | D4 | D3 | D2 | D1 | D0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |



7.4 Serial 2-Wire Connection (R/W Mode)

By connecting the configuration input C2 to VDD, the AS5030 is configured to 2-wire data transmission mode.

Only Clock (CLK) and Data (DIO) signals are required. A Chip Select (CS) signal is automatically generated by the DX output, when a time-out of CLK occurs (typ. 20µs).

Note: Read-only mode is also possible in this configuration.

Figure 8. SSI R/W Mode 2-wire Data Transmission





Figure 9. Timing Diagram in 2-wire SSI Mode






7.5 Serial 2-Wire Continuous Readout

The termination of each readout sequence by a timeout of CLK after the 22nd clock pulse as described in [Serial 2-Wire Connection \(R/W Mode\)](#) is the safest method to ensure synchronization, as each timeout of CLK resets the serial interface.

However, it is not mandatory to apply a timeout of CLK and consequently synchronization after each reading. It is also possible to read several consecutive angle values without synchronization by simply continuing the CLK pulses without timeout after the 22nd clock. The 23rd clock is equal to the 1st clock of the next measurement, etc.

This is the fastest way to read multiple angle values, as there is no timeout period between the readings. It is still possible to synchronize the serial data transmission by a timeout of CLK after a given number of readouts (e.g. synchronize after every 5th reading, etc.)

Figure 10. Timing Diagram in 2-wire SSI Continuous Readout



7.6 Serial 2-Wire Differential SSI Connection

With the addition of a RS-422 / RS-485 transceiver, a fully differential data transmission, according to the 21-bit SSI interface standard is possible. To be compatible with this standard, the CLK signal must be inverted. This is done by reversing the Data+ and Data- lines of the transceivers.

Note: This type of transmission is read-only.

Figure 11. 2-wire SSI Read-only Mode






Figure 12. Timing Diagram in 2-wire Read only Mode (differential transmission)




Table 5. SSI Read-only Serial Bit Sequence (21bit read)

| Read | | | | | | | | | | | | | | | | | | | | |
|------|-----|-----|-----|-----|-----|------|-----|-----|-----|-----|----|----|-------|----|----|----|----|----|----|----|
| D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | C2 | lock | AGC | | | | | | Angle | | | | | | | |
| | | | | | | | D5 | D4 | D3 | D2 | D1 | D0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

7.7 1-Wire PWM Connection


This configuration uses the least number of wires: only one line (PWM) is used for data, leaving the total number of connection to three, including the supply lines. This type of configuration is especially useful for remote sensors.

Ultra-low Power Mode is not possible in this configuration, as there is no bi-directional data transmission.

If the AS5030 angular data is invalid, the PWM output will remain at low state. Pins that are not shown may be left open.

Note that the PWM output is invalid when the AGC is disabled.

Figure 13. Data Transmission with Pulse Width Modulated (PWM) Output





The minimum PWM pulse width t_{ON} (PWM = high) is 1 LSB @ 0° (Angle reading = 00_H).

1LSB = nom. $2.26\mu s$.

The PWM pulse width increases with 1LSB per step. At the maximum angle 358.6° (Angle reading = FF_H), the pulse width t_{ON} (PWM = high) is 256 LSB and the pause width t_{OFF} (PWM = low) is 1 LSB.

This leads to a total period ($t_{ON} + t_{OFF}$) of 257LSB.




Table 6. SSI Read-only Serial Bit Sequence (21-bit read)

| Position | Angle | High | t_high | Low | t_low | Duty-Cycle |
|----------|----------------|------|---------------|-----|---------------|------------|
| 0 | 0° | 1 | $2.26\mu s$ | 256 | $578.56\mu s$ | 0.39% |
| 127 | 178.59 | 128 | $287.02\mu s$ | 129 | $291.54\mu s$ | 49.4% |
| 128 | 180° | 129 | $291.54\mu s$ | 128 | $287.02\mu s$ | 50.2% |
| 255 | 358.59° | 256 | $578.56\mu s$ | 1 | $2.26\mu s$ | 99.6% |

This means that the PWM pulse width is (position + 1) LSB, where position is 0...255.

The tolerance of the absolute pulse width and -frequency can be eliminated by calculating the angle with the duty cycle rather than with the absolute pulse width:

(EQ 1)

$$angle[8-bit] = \left(257 \frac{t_{ON}}{t_{ON} + t_{OFF}} \right) - 1$$

results in an 8-bit value from 00_H to FF_H ,

(EQ 2)

$$angle[^\circ] = \frac{360}{256} \left[\left(257 \frac{t_{ON}}{t_{ON} + t_{OFF}} \right) - 1 \right]$$

results in a degree value from $0^\circ \sim 358.6^\circ$

Note: The absolute frequency tolerance is eliminated by dividing t_{ON} by ($t_{ON} + t_{OFF}$), as the change of the absolute timing effects both T_{ON} and T_{OFF} in the same way.



7.8 Analog Output

This configuration is similar to the PWM connection (only three lines including supply are required). With the addition of a low-pass filter at the PWM output, this configuration produces an analog voltage that is proportional to the angle.

This filter can be either passive (as shown) or active. The lower the bandwidth of the filter, the less ripple of the analog output can be achieved.

If the AS5030 angular data is invalid, the PWM output will remain at low state and thus the analog output will be 0V. Pins that are not shown may be left open.

Note: The PWM output is invalid when the AGC is disabled.

Figure 14. Data Transmission with Pulse Width Modulated (PWM) Output





Figure 15. Relation of PWM/Analog Output With Angle





7.9 Analog Sin/Cos Outputs with External Interpolator

By connecting C1 to VDD, the AS5030 provides analog Sine and Cosine outputs (Sin, Cos) of the Hall array front-end for test purposes. These outputs allow the user to perform the angle calculation by an external ADC + μC , e.g. to compute the angle with a high resolution.


In addition, the inverted Sine and Cosine signals (Sinn, Cosn; see dotted lines) are available for differential signal transmission.

The input resistance of the receiving amplifier or ADC should be greater than $100\text{k}\Omega$. The signal lines should be kept as short as possible, longer lines should be shielded in order to achieve best noise performance.

The SIN / COS / SINn / COSn signals are amplitude controlled to $\sim 1.3\text{Vp}$ (differential) by the internal AGC controller. The DC bias voltage is 2.25V .

If the SIN(n)- and COS(n)- outputs cannot be sampled simultaneously, it is recommended to disable the automatic gain control as the signal amplitudes may be changing between two readings of the external ADC. This may lead to less accurate results.

Figure 16. Sine and Cosine Outputs for External Angle Calculation





7.10 3-Wire Daisy Chain Mode

The Daisy Chain mode allows connection of more than one AS5030 to the same controller interface. Independent of the number of connected devices, the interface to the controller remains the same with only three signals: CS_n, CLK and DO. In Daisy Chain mode, the data from the second and subsequent devices is appended to the data of the first device.

The 100nF buffer cap at the supply (shown only for the last device) is recommended for all devices.

The total number of serial bits is: $n \times 21$, where n is the number of connected devices: e.g. for 2 devices, the serial bit stream is 42bits. For three devices it is 63 bits.

Figure 17. Connection of Devices in 3-wire Daisy Chain Mode





Figure 18. Timing Diagram in 3-wire Daisy Chain Mode





7.11 2-Wire Daisy Chain Mode

The AS5030 can also be connected in 2-wire Daisy Chain mode, requiring only two signals (Clock and Data) for any given number of daisy-chained devices. Note that the connection of all devices except the last device is the same as for the 3-wire connection (see Figure 17). The last device must have pin C2 (#15) set to 'high' and feeds the DX signal to CS of the first device.

Again, each device should be buffered with a 100nF cap (shown only for the last device).

The total number of serial bits is: $n \times 21$, where n is the number of connected devices. Note that this configuration requires one extra clock (#1) to initiate the generation of the CS signal for the first device. After reading the last device, the communication must be reset back to the first device by introducing a timeout of CLK (no rising edge for $>24\mu\text{s}$)

Figure 19. 2-wire Daisy Chain Mode





Figure 20. Timing Diagram in 2-wire Daisy Chain Mode





8 Application Information

AS5030 Parameter and Features List.

| Parameter | Description |
|-----------------------------------|--|
| Supply voltage | 5V \pm 10% |
| Supply current | Low Power Mode, non-operational: typ. 1.4mA Ultra-low Power Mode, non-operational: typ. 30 μ A Normal operating mode: typ. 14mA. |
| Absolute output; Serial Interface | 21-bit Synchronous Serial Interface (SSI): 5 command bits, 2 data valid bits, 6 data bits for magnetic field strength, 8 data bits for angle. Configurable for 2-wire (Clock, Data) or 3-wire (Chip Select, Clock, Data) operation Daisy Chain mode for reading multiple encoders through a 2- or 3-wire interface. Zero Position Programming (OTP) |
| SSI clock rate | \leq 6 MHz data clock rate, 250 ~ 500kHz during programming |
| 2-wire readout mode | DIO and CLK signals. 0.1 ~ 6MHz clock rate. Synchronization through time-out of CLK signal. |
| Power down modes | Activated and deactivated by software commands. Low Power Mode: power down current = 1.4mA typ.; power up time <150 μ s Ultra-low Power Mode: power down current = 30 μ A typ.; power up time <500 μ s |
| Digital input cells | CLK, CS = Schmitt trigger inputs |
| SIN-COS mode | Sine, inverse Sine, Cosine and inverse Cosine outputs. 360° per period. |
| Maximum speed | 30.000 rpm with locked ADC |
| Resolution and accuracy | Resolution = 8-bit (1.406°) Accuracy $\leq \pm 2^\circ$ with centered magnet |
| Transition noise | 0.24°rms (1 sigma) |
| PWM output | 2.26 μ s / Step, PWM will be permanently low when angular data is not valid (e.g. during startup). |
| Digital output current | 4mA @ VDD = 5V (PWM, DIO, DX, MagRngn outputs) |
| OTP programming mode | Through serial interface with static programming voltage on pin #2 (PROG) 16-bit OTP programming register. OTP user programming options: Angular zero position: 8 bit Hall element sensitivity: 2 bit |
| Magnetic field range | Trimmable in four steps with OTP programming (sensitivity) maximum/minimum ratio ~ 2.5:1. Field range window = 20 ~ 80mT (e.g. maximum sensitivity range = 20 ~ 48mT, minimum sensitivity range = 32 ~ 80mT) |
| Non-valid-range indication | By hardware: MagRngn pin indicates locked condition of ADC By software: LOCK1&2 status bits indicate locked condition of ADC |
| Start-up timings | Start-up time after shutdown < 2ms Start-up time after power-down from Ultra-low Power Mode: < 500 μ s Start-up time after power-down from Low Power Mode: < 150 μ s |
| ESD protection | \pm 2kV |
| Operating temperature | -40°C ~ +125°C |



8.1 AS5030 Programming

The AS5030 has an integrated 18-Bit OTP ROM for configuration purposes.

8.1.1 OTP Programming Options

The OTP programming options can be set permanently by programming or temporarily by overwriting. Both methods are carried out over the serial interface, but with different commands (WRITE OTP, PROG OTP).

Note: During the 18bit OTP programming, each bit needs 4 clock pulses to be validated.

■ Zero Position Programming

This programming option allows the user to program any rotation angle of the magnet as the new zero position. This useful feature simplifies the assembly process as the magnet does not need to be mechanically adjusted to the electrical zero position. It can be assembled in any rotation angle and later matched to the mechanical zero position by zero position programming.

The 8-bit user programmable zero position can be applied both temporarily (command WRITE OTP, #1F_H) or permanently (command PROG OTP, #19_H)

■ Magnetic Field Optimization

This programming option allows the user to match the vertical distance of the magnet with the optimum magnetic field range of the AS5030 by setting the sensitivity level.

The 2-bit user programmable sensitivity setting can be applied both temporarily (command WRITE OTP, #1F_H) or permanently (command PROG OTP, #19_H)

8.1.2 Reduced Power Mode Programming Options

These temporary programming options are also carried out over the serial interface.

■ Low Power Mode

Low Power Mode is a power saving mode with fast start-up. In Low Power Mode, all internal digital registers are frozen and the power consumption is reduced to max. 1.5mA. The serial interface remains active. Start-up from this mode to normal operation can be accomplished within 150µs. This mode is recommended for applications, where low power, but fast start-up and short reading cycle intervals are required.

■ Ultra-low Power Mode

Ultra-low Power Mode is a power saving mode with even reduced power-down current consumption. In this mode, all chip functions are frozen and the power consumption is reduced to max. 50µA. The serial interface remains active. Start-up from this mode to normal operation can be accomplished within 500µs. This mode is recommended for applications, where very low average power consumption is required, e.g. for battery operated equipment. For example, in a cycled operation with 10 readings per second, the average power consumption of the AS5030 can be reduced to only 120µA.

8.2 AS5030 Read / Write Commands

Data transmission with the AS5030 is handled over the 2-wire or 3-wire interface. The transmission protocol begins with sending a 5-bit command to the AS5030, followed by reading or writing 16 or 18 bits of data:

8.2.1 16-bit Read Command

| Command | Bin | Hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----------|-------|-----|-----|------|---------|-----|-----|-----|----|----|-----------|----|----|----|----|----|----|----|
| RD ANGLE | 00000 | 00 | C2 | lock | AGC 5:0 | | | | | | Angle 7:0 | | | | | | | |

C2 displays status of hardware pin C2 (pin #15)

Lock indicates that the AGC is locked. Data is invalid when this bit is 0

AGC 6-bit AGC register. Indicates the strength of the magnet (e.g. for push-button applications)

00000_b indicates a strong magnetic field

11111_b indicates a weak magnetic field

ideally, the vertical distance of the magnet should be chosen such that the AGC value is in the middle (around 10000_b)

Angle 8-bit Angle value; represents the rotation angle of the magnet. One step = $360^\circ/256 = 1.4^\circ$



8.2.2 16-bit Write Command

These settings are temporary; they cannot be programmed permanently. The settings will be lost when the power supply is removed.

| Command | Bin | Hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--------------|-------|-----|---------|-----|-----|-----|-----|-----|----|----|----|---------|----|----|----|----|----|----|
| EN PROG | 10000 | 10 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| SET PWR MODE | 10001 | 11 | ULP/LPn | PSM | 0 | | | | | | | | | | | | | |
| DIS HYST | 10011 | 13 | HYS | 0 | | | | | | | | | | | | | | |
| DIS AGC | 10101 | 15 | 0 | 0 | 0 | 0 | 0 | rst | 0 | 0 | 0 | AGC 5:0 | | | | | FA | |

EN PROG command must be sent with a fixed 16-bit code (8CAE_H) to enable subsequent OTP access.

ULP/LPn selects the Ultra-low Power Mode, when bit PSM is set: 0 = Low Power Mode, 1 = Ultra-low Power Mode

PSM enables power saving modes: 0 = normal operation, 1 = reduced power mode selected by bit ULP/LPn

HYS disables the hysteresis of the digital serial and PWM outputs:

0 (default) = 1-bit hysteresis, 1 = no hysteresis

DIS AGC disables the automatic gain control. The AGC will be frozen to a gain setting written in bits AGC 5:0 (D6:D1), bit FA must be set.

rst General Reset: 0 = normal operation, 1 = perform general reset (required after return from reduced power modes)

FA Freeze AGC; 0 = normal operation, 1 = freeze AGC with the values stored in bits AGC 5:0. The PWM output will be invalid when bit FA is set.

8.2.3 18-bit OTP Read Commands

Note: To prohibit unintentional access to the OTP register, OTP PROG/write access is only enabled after the EN PROG command has been sent. OTP access is locked again by sending a RD ANGLE or SET PWR MODE command.

EN PROG need not to be sent before a READ OTP.

During the 18bit OTP read/write transfer, each bit needs 4 clock pulses to be validated.

| Command | Bin | Hex | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|---------------|-------|-----|-------------------------------|-----|-----|-----|-----|-----|-----|-----|----|-------------|----|----------------------|----|----|----|----|----|----|
| READ OTP | 01111 | 0F | reserved for factory settings | | | | | | | | | sens 1:0 | | zero position 7:0 | | | | | | |
| ANALOG OTP RD | 01001 | 09 | reserved for factory settings | | | | | | | | | sens 1:0 | | zero position 7:0 | | | | | | |

READ OTP reads the contents of the OTP register in digital form. The reserved area may contain any value

ANALOG OTP RD reads the contents of the OTP register as an analog voltage at pin PROG

sens reads the sensitivity setting of the Hall elements: 00 = low sensitivity, 11 = high sensitivity

zero position reads the programmed zero position; the actual angle of the magnet which is displayed as 000



8.2.4 18-bit OTP Write Commands

During the 18bit OTP read/write transfer, each bit needs 4 clock pulses to be validated.

| Command | Bin | Hex | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|-------|-----|---|-----|-----|-----|-----|-----|-----|-----|-------------|----|----------------------|----|----|----|----|----|----|----|
| WRITE OTP | 11111 | 1F | copy factory settings obtained from READ OTP command | | | | | | | | sens 1:0 | | zero position 7:0 | | | | | | | |
| PROG OTP | 11001 | 19 | 00000000 reserved for factory settings, | | | | | | | | sens 1:0 | | zero position 7:0 | | | | | | | |

WRITE OTP: non-permanent (“soft write”) modification of the OTP register. To set the reserved factory settings area properly, a preceding READ OTP command must be made to receive the correct setting for bits D17:D10. The WRITE OTP command must then set these bits in exactly the same way. Improper setting of the factory settings by a WRITE OTP command may cause malfunction of the chip. The OTP register, including the factory settings can be restored to default by a power-up cycle.

For non-permanent writing, a programming voltage at pin PROG (#2) is not required. EN_PROG must be sent before WRITE_OTP to enable OTP.

PROG OTP: permanent modification of the OTP register. An unprogrammed OTP bit contains a ‘0, programmed bits are 1’s. It is possible to program the OTP in several sequences. However, only a 0 can be programmed to 1. Once programmed, an OTP bit cannot be set back to 0. For subsequent programming, bits that are already programmed should be set to 0 to avoid double programming.

During permanent programming, the factory settings D17:D10 should always be set to zero to avoid modification of the factory settings.

Modifying the factory settings may cause irreversible malfunction of the chip.

For permanent programming, a static programming voltage of 8.0-8.5V must be applied at pin PROG (#2). EN_PROG must be sent before PROG_OTP to enable OTP.

sens sets the sensitivity setting of the Hall elements:

00: gain factor = 1.65 (low sensitivity)


01: gain factor = 1.75

10: gain factor = 1.86

11: gain factor = 2.00 (high sensitivity)

zero position sets the user programmable zero position; the actual angle of the magnet which is displayed as 000

Figure 21. Timing Diagram in OTP 18-bit Read/Write Mode





8.3 OTP Programming Connection


Programming of the AS5030 OTP memory does not require a dedicated programming hardware. The programming can be simply accomplished over the serial 3-wire interface (see Figure 22) or the optional 2-wire interface (see Figure 8).

For permanent programming (command PROG OTP, #19_H), a constant DC voltage of 8.0V ~ 8.5V ($\geq 100\text{mA}$) must be connected to pin #2 (PROG).

For temporary OTP write ("soft write"; command WRITE OTP, #1F_H), the programming voltage is not required.

To secure unintentional programming, any modification of the OTP memory is only enabled after a special password (command #10_H) has been sent to the AS5030.

Figure 22. OTP Programming Connection



8.3.1 Programming in Daisy Chain Mode

Programming in Daisy chain mode is possible for both 3-wire and 2-wire mode (see Figure 17 and Figure 19). For temporary programming (soft write), no additional connections are required. Programming is executed with the respective programming commands. For permanent programming, the programming voltage must be applied on pin#2 (PROG) of the device to be programmed. It is also possible to apply the programming voltage simultaneously to all devices, as the actual programming is only executed by a software command.

A parallel connection of all PROG-pins allows digital programming verification but does not allow analog programming verification.

If analog programming verification is required, each PROG pin must be selected individually for verification.



8.4 Programming Verification

After programming, the programmed OTP bits may be verified in two ways:


- By digital verification:

this is simply done by sending a READ OTP command ($\#0F_H$). The structure of this register is the same as for the OTP PROG or OTP WRITE commands.

- By analog verification:

By sending an ANALOG OTP READ command ($\#09_H$), pin PROG becomes an output, sending an analog voltage with each clock, representing a sequence of the bits in the OTP register. A voltage of $<500mV$ indicates a correctly programmed bit ("1") while a voltage level between 2.2V and 3.5V indicates a correctly unprogrammed bit ("0"). Any voltage level in between indicates improper programming.

Figure 23. Analog OTP Verification



8.5 AS5030 Status Indicators

Refer to [16-bit Read Command on page 23](#).

8.5.1 C2 Status Bit

This bit represents the hardware connection of the C2 configuration pin (#15) to determine, which hardware configuration is selected for the AS5030 in question.

C2 = low: pin C2 is 'low', indicating that the AS5030 is in 3-wire mode or a member of a 2-wire daisy chain connection (except the last)

C2 = high: pin C2 is 'high', indicating that the AS5030 is in 2-wire mode and/or the last member of a 2-wire daisy chain connection

8.5.2 Lock Status Bit

The Lock signal indicates the ADC lock status. If Lock = low (ADC unlocked), the angle information is invalid.

To determine a valid angular signal at best performance, the following indicators should be set:

Lock = 1

AGC $> 00_H$ and $< 2F_H$

Note: The angle signal may also be valid (Lock = 1), when the AGC is out of range (00_H or $2F_H$), but the accuracy of the AS5030 may be reduced due to the out of range condition of the magnetic field strength.



8.5.3 Magnetic Field Strength Indicators

The AS5030 is not only able to sense the angle of a rotating magnet, it can also measure the magnetic field strength (and hence the vertical distance) of the magnet.

This extra feature can be used for several purposes:

- as a safety feature by constantly monitoring the presence and proper vertical distance of the magnet
- as a state-of-health indicator, e.g. for a power-up self test
- as a push-button feature for rotate-and-push types of manual input devices

The magnetic field strength information is available in two forms:

Magnetic Field Strength Hardware Indicator: Pin MagRngn (#1) will be 'high', when the magnetic field is too weak. The switching limit is determined by the value of the AGC. If the AGC value is $<3F_H$, the MagRngn output will be 'low' (green range), If the AGC is at its upper limit ($3F_H$), the MagRngn output will be 'high' (red range).

Magnetic Field Strength Software Indicator: D13:D7 in the serial data that is obtained by command READ ANGLE contains the 6-bit AGC information. The AGC is an automatic gain control that adjusts the internal signal amplitude obtained from the Hall elements to a constant level. If the magnetic field is weak, e.g. with a large vertical gap between magnet and IC, with a weak magnet or at elevated temperatures of the magnet, the AGC value will be 'high'. Likewise, the AGC value will be lower when the magnet is closer to the IC, when strong magnets are used and at low temperatures.

The best performance of the AS5030 will be achieved when operating within the AGC range. It will still be operational outside the AGC range, but with reduced performance especially with a weak magnetic field due to increased noise.

Factors Influencing the AGC Value. In practical use, the AGC value will depend on several factors:

- The initial strength of the magnet. Aging magnets may show a reducing magnetic field over time which results in an increase of the AGC value. The effect of this phenomenon is relatively small and can easily be compensated by the AGC.
- The vertical distance of the magnet. Depending on the mechanical setup and assembly tolerances, there will always be some variation of the vertical distance between magnet and IC over the lifetime of the application using the AS5030. Again, vertical distance variations can be compensated by the AGC
- The temperature and material of the magnet. The recommended magnet for the AS5030 is a diametrically magnetized, 5-6mm diameter NdFeB (Neodymium-Iron-Boron) magnet. Other magnets may also be used as long as they can maintain to operate the AS5030 within the AGC range.
Every magnet has a temperature dependence of the magnetic field strength. The temperature coefficient of a magnet depends on the used material. At elevated temperatures, the magnetic field strength of a magnet is reduced, resulting in an increase of the AGC value. At low temperatures, the magnetic field strength is increased, resulting in a decrease of the AGC value.
The variation of magnetic field strength over temperature is automatically compensated by the AGC.

OTP Sensitivity Adjustment. To obtain best performance and tolerance against temperature or vertical distance fluctuations, the AGC value at normal operating temperature should be in the middle between minimum and maximum, hence it should be around $100000 (20_H)$.

To facilitate the "vertical centering" of the magnet+IC assembly, the sensitivity of the AS5030 can be adjusted in the OTP register in 4 steps. A sensitivity adjustment is recommended, when the AGC value at normal operation is close to its lower limit (around 00_H). The default sensitivity setting is 00_H = low sensitivity.

8.5.4 "Push-button" Feature


Using the magnetic field strength software and hardware indicators described above, the AS5030 provides a useful method of detecting both rotation and vertical distance simultaneously. This is especially useful in applications implementing a rotate-and-push type of human interface (e.g. in panel knobs and switches).

The MagRngn output is 'high', when the magnetic field is below the low limit (weak or no magnet) and low when the magnetic field is above the low limit (in-range or strong magnet).

A finer detection of a vertical distance change, for example when only short vertical strokes are made by the push-button, is achieved by memorizing the AGC value in normal operation and triggering on a change from that nominal the AGC value to detect a vertical movement.



Figure 24. Magnetic Field Strength Indicator



8.6 High Speed Operation

The AS5030 is using a fast tracking ADC (TADC) to determine the angle of the magnet. The TADC has a tracking rate of 1.15µs (typ).

Once the TADC is synchronized with the angle, it sets the LOCK bit in the status register. In worst case, usually at start-up, the TADC requires a maximum of 127 steps ($127 * 1.15\mu\text{s} = 146.05\mu\text{s}$) to lock. Once it is locked, it requires only one cycle (1.15µs) to track the moving magnet. The AS5030 can operate in locked mode at rotational speeds up to 30.000 rpm.

In Low Power Mode or Ultra-low Power Mode, the position of the TADC is frozen. It will continue from the frozen position once it is powered up again. If the magnet has moved during the power down phase, several cycles will be required before the TADC is locked again. The tracking time to lock in with the new magnet angle can be roughly calculated as:

(EQ 3)

$$t_{LOCK} = 1.15\mu\text{s} * |NewPos - OldPos|$$

Where:

t_{LOCK} = time required to acquire the new angle after power up from one of the reduced power modes [µs]

OldPos = Angle position when one of the reduced power modes is activated [°]

NewPos = Angle position after resuming from reduced power mode [°]

8.6.1 Propagation Delay

The Propagation delay is the time required from reading the magnetic field by the Hall sensors to calculating the angle and making it available on the serial or PWM interface. While the propagation delay is usually negligible on low speeds it is an important parameter at high speeds.

The longer the propagation delay, the larger becomes the angle error for a rotating magnet as the magnet is moving while the angle is calculated. The position error increases linearly with speed.

The main factors contributing to the propagation delay are:

ADC Sampling Rate. For high speed applications, fast ADCs are essential. The ADC sampling rate directly influences the propagation delay. The fast tracking ADC used in the AS5030 with a tracking rate of only 1.15µs (typ.) is a perfect fit for both high speed and high performance.



Chip Internal Low-pass Filtering. A commonplace practice for systems using analog-to-digital converters is to filter the input signal by an anti-aliasing filter. The filter characteristic must be chosen carefully to balance propagation delay and noise. The low-pass filter in the AS5030 has a cut-off frequency of typ. 23.8kHz and the overall propagation delay in the analog signal path is typ. 15.6µs.

Digital Readout Rate. Aside from the chip-internal propagation delay, the time required to read and process the angle data must also be considered. Due to its nature, a PWM signal is not very usable at high speeds, as you get only one reading per PWM period. Increasing the PWM frequency may improve the situation but causes problems for the receiving controller to resolve the PWM steps. The frequency on the AS5030 PWM output is typ. 1.95kHz with a resolution of 2µs/step.

A more suitable approach for high speed absolute angle measurement is using the serial interface. With a clock rate of up to 6MHz, a complete set of data (21bits) can be read in >3.5µs

8.6.2 Total Propagation Delay of the AS5030

The total propagation delay of the AS5030 is the delay in the analog signal path and the tracking rate of the ADC:

$$15.6\mu\text{s} + 1.15\mu\text{s} = 16.75\mu\text{s}.$$

If only the SIN-/COS-outputs are used, the propagation delay is the analog signal path delay only (typ. 15.6µs).

Position Error over Speed.

The angle error over speed caused by the propagation delay is calculated as:

$$\Delta\phi_{pd} = \text{rpm} * 6 * 16.75E^{-6} \text{ in degrees} \quad (\text{EQ 4})$$

In addition, the anti-aliasing filter causes an angle error calculated as:

$$\Delta\phi_{pf} = \text{ArcTan} [\text{rpm} / (60 * f_0)] \quad (\text{EQ 5})$$

Examples of the overall position error caused by speed, including both propagation delay and filter delay:

| Speed (rpm) | Total Position Error ($\Delta\phi_{pd} + \Delta\phi_{pf}$) |
|-------------|---|
| 100 | 0.0175° |
| 1000 | 0.175° |
| 10000 | 1.75° |

8.7 Reduced Power Modes


The AS5030 can be operated in 3 reduced power modes. All 3 modes have in common that they switch off or freeze parts of the chip during intervals between measurements. In Low Power Mode or Ultra-low Power Mode, the AS5030 is not operational, but due to the fast start-up, an angle measurement can be accomplished very quickly and the chip can be switched to reduced power immediately after a valid measurement has been taken. Depending on the intervals between measurements, very low average power consumption can be achieved using such a strobed measurement mode.

- Low Power Mode:reduced current consumption, very fast start-up. Ideal for short sampling intervals (<3ms)
- Ultra-low Power Mode:further reduced current consumption, but slower start-up than Low Power Mode. Ideal for sampling intervals from 3....200ms
- Power Cycle mode:zero power consumption (externally switched off) during sampling intervals, but slower start-up than Ultra-low Power Mode. Ideal for sampling intervals 200ms



8.7.1 Low Power Mode and Ultra-low Power Mode

Figure 25. Low Power Mode and Ultra-low Power Mode Connection



The AS5030 can be put in Low Power Mode or Ultra-low Power Mode by simple serial commands, using the regular connection for 2-wire or 3-wire serial data transmission (see [Figure 4](#) and [Figure 8](#)).

The required serial command is SET PWR MODE (11_H):

| ULP / LP _n | PSM | Mode |
|-----------------------|-----|----------------------|
| 0 | 0 | Normal operation |
| 0 | 1 | Low Power Mode |
| 1 | 0 | Normal operation |
| 1 | 1 | Ultra-low Power Mode |

Note: After returning from Low Power mode or Ultra-low Power mode to normal operation (PSM = 0), if the Hysteresis is enabled (Hys=0), a general reset must be performed: set bit RST and then clear bit RST using command 15_H.

The two following cases describe the typical loop programmed in the software:

Hys = 0. (1 LSB hysteresis)

1. Wait for CPU interrupt or delay for next angle read (typ. <3ms in LP mode, typ.>3ms in ULP mode)
2. Wake up (PSM = 0)
3. Set Reset (rst = 1)
4. Clear Reset (rst = 0)
5. Wait 1.5ms (Low Power Mode)
6. Check if Lock = 1 then read angle
7. Enable Low Power Mode or Ultra-low Power Mode (PSM=1)
8. Return to 1



$Hys = 1$. (No hysteresis)

1. Wait for CPU interrupt or delay for next angle read (typ. <3ms in LP mode, typ.>3ms in ULP mode)
2. Wake up (PSM = 0)
3. Wait 0.01ms (Low Power Mode)
4. Check if Lock = 1 then read angle
5. Enable Low Power Mode or Ultra-low Power Mode (PSM=1)
6. Return to 1

The difference between Low Power Mode and Ultra-low Power Mode is the current consumption and the wake-up time to switch back to active operation.

| Mode | Current Consumption (typ.) | Wake-up Time to Active Operation |
|----------------------|----------------------------|--|
| Active operation | 14 mA | 1.0 ms (without AGC) 3.8 ms (with locked AGC) |
| Low Power Mode | 1.4 mA | 0.15 ms |
| Ultra-low Power Mode | 30 μ A | 0.5 ms |

In both Reduced Power Modes, the AS5030 is inactive. The last state, e.g. the angle, AGC value, etc. is frozen and the chip starts from this frozen state when it resumes active operation. This method provides much faster start-up than a "cold start" from zero. If the AS5030 is cycled between active and reduced current mode, a substantial reduction of the average supply current can be achieved. The minimum dwelling time in active mode is the wake-up time. The actual active time depends on how much the magnet has moved while the AS5030 was in reduced power mode. The angle data is valid, when the status bit LOCK has been set. Once a valid angle has been measured, the AS5030 can be put back to reduced power mode. The average power consumption can be calculated as:

(EQ 6)

$$I_{avg} = \frac{I_{active} * t_{on} + I_{power_down} * t_{off}}{t_{on} + t_{off}} \quad \text{sampling interval} = t_{on} + t_{off}$$

Where:

I_{avg} : average current consumption

I_{active} : current consumption in active mode

I_{power_down} : current consumption in reduced power mode

t_{on} : time period during which the chip is operated in active mode

t_{off} : time period during which the chip is in reduced power mode

Example: Ultra-low Power Mode; sampling period = one measurement every 10ms.

System constants = $I_{active} = 14\text{mA}$, $I_{power_down} = 30\mu\text{A}$, $t_{on}(\text{min}) = 500\mu\text{s}$ (startup from Ultra-low Power Mode):

(EQ 7)

$$I_{avg} = \frac{14\text{mA} * 500\mu\text{s} + 30\mu\text{A} * 9,5\text{ms}}{500\mu\text{s} + 9,5\text{ms}} = 729\mu\text{A}$$

See [Figure 27](#) for an overview table of the average current consumption in the various reduced power modes.

Reducing Power Supply Peak Currents.

An optional RC-filter (R1/C1) may be added to avoid peak currents in the power supply line when the AS5030 is toggled between active and reduced power mode. R1 must be chosen such that it can maintain a VDD voltage of 4.5V ~ 5.5V under all conditions, especially during long active periods when the charge on C1 has expired. C1 should be chosen such that it can support peak currents during the active operation period. For long active periods, C1 should be large and R1 should be small.



8.7.2 Power Cycling Mode

The power cycling method shown in Figure 26 cycles the AS5030 by switching it on and off, using an external PNP transistor high side switch. This mode provides the least power consumption of all three modes; when the sampling interval is more than 400ms, as the current consumption in off-mode is zero.

It also has the longest start-up time of all modes, as the chip must always perform a "cold start" from zero, which takes about 1.9 ms.

The optional filter R1/C1 may again be added to reduce peak currents in the 5V power supply line.

Figure 26. Application Example III: Ultra-low Power Encoder





Figure 26 shows an overview of the average supply currents in the three reduced power modes, depending on the sampling interval. The graphs shows that the Low Power Mode is the best option for sampling intervals <4ms, while the Ultra-low Power Mode is the best option for sampling intervals between 4~400ms. At sampling intervals > 400ms, the power cycling mode is the best method to minimize the average current consumption. The curves are based on the figures given in Low Power Mode and Ultra-low Power Mode on page 31.

Figure 27. Average Current Consumption of Reduced Power Modes





8.8 Accuracy of the Encoder System

This chapter describes which individual factors influence the accuracy of the encoder system and how to improve them.


Accuracy is defined as the difference between measured angle and actual angle. This is not to be confused with resolution, which is the smallest step that the system can resolve.

The two parameters are not necessarily linked together. A high resolution encoder may not necessarily be highly accurate as well.

8.8.1 Quantization Error

There is however a direct link between resolution and accuracy, which is the quantization error:

Figure 28. Quantization Error of a Low Resolution and a High Resolution System



The resolution of the encoder determines the smallest step size. The angle error caused by quantization cannot get better than $\pm \frac{1}{2}$ LSB. As shown in Figure 28, a higher resolution system (right picture) has a smaller quantization error, as the step size is smaller.

For the AS5030, the quantization error is $\pm \frac{1}{2}$ LSB = $\pm 0.7^\circ$

Figure 29. Typical INL Error Over 360°







Figure 29 shows a typical example of an error curve over a full turn of 360° at a given X-Y displacement. The curve includes the quantization error, transition noise and the system error. The total error is $\sim 2.2^\circ$ peak/peak ($\pm 1.1^\circ$).

The sawtooth-like quantization error (see also Figure 28) can be reduced by averaging, provided that the magnet is in constant motion and there are an adequate number of samples available. The solid bold line in Figure 29 shows the moving average of 16 samples. The INL (intrinsic non-linearity) is reduced to from $\sim \pm 1.1^\circ$ down to $\sim \pm 0.3^\circ$. The averaging however, also increases the total propagation delay, therefore it may be considered for low speeds only or adaptive; depending on speed (see Position Error over Speed on page 30).

8.8.2 Vertical Distance of the Magnet

The chip-internal automatic gain control (AGC) regulates the input signal amplitude for the tracking-ADC to a constant value. This improves the accuracy of the encoder and enhances the tolerance for the vertical distance of the magnet.

Figure 30. Typical Curves for Vertical Distance Versus AGC Value on Several Untrimmed Samples



As shown in Figure 30, the AGC value (left Y-axis) increases with vertical distance of the magnet.

Consequently, it is a good indicator for determining the vertical position of the magnet, for example as a push-button feature, as an indicator for a defective magnet or as a preventive warning (e.g. for wear on a ball bearing etc.) when the nominal AGC value drifts away.

If the magnet is too close or the magnetic field is too strong, the AGC will be reading 0,

If the magnet is too far away (or missing) or if the magnetic field is too weak, the AGC will be reading 63 (3FH).

The AS5030 will still operate outside the AGC range, but the accuracy may be reduced as the signal amplitude can no longer be kept at a constant level.

The linearity curve in Figure 30 (right Y-axis) shows that the accuracy of the AS5030 is best within the AGC range, even slightly better at small airgaps (0.4mm \sim 0.8mm).

At very short distances (0mm \sim 0.1mm) the accuracy is reduced, mainly due to nonlinearities in the magnetic field.

At larger distances, outside the AGC range (\sim 2.0mm \sim 2.5mm and more) the accuracy is still very good, only slightly decreased from the nominal accuracy.

Since the field strength of a magnet changes with temperature, the AGC will also change when the temperature of the magnet changes. At low temperatures, the magnetic field will be stronger and the AGC value will decrease. At elevated temperatures, the magnetic field will be weaker and the AGC value will increase.




Sensitivity Trimming. As the curves for the 4 samples in Figure 30 show, the AGC value will not show exactly the same value at a given airgap on each part. For example, at 1mm vertical distance, the AGC may read a value between ~11 ~ 24. This is because for normal operation an exact trimming is not required since the AGC is part of a closed loop system.

However, the AS5030 offers an optional user trimming in the OTP to allow an even tighter AGC tolerance for applications where the information about magnetic field strength is also utilized, e.g. for rotate-and-push types of knobs, etc.

8.9 Choosing the Proper Magnet

Figure 31. Vertical Magnetic Fields of a Rotating Magnet



Note: There is no strict requirement on the type or shape of the magnet to be used with the AS5030. It can be cylindrical as well as square in shape. The key parameter is that the vertical magnetic field B_z , measured at a radius of 1mm from the rotation axis is sinusoidal with a peak amplitude of 20 ~ 80mT.



8.9.1 Magnet Placement

Ideally, the center of the magnet, the diagonal center of the IC and the rotation axis of the magnet should be in one vertical line.

The lateral displacement of the magnet should be within $\pm 0.25\text{mm}$ from the IC package center or $\pm 0.5\text{mm}$ from the IC center, including the placement of the chip within the IC package.

The vertical distance should be chosen such that the magnetic field on the die surface is within the specified limits. The typical distance “z” between the magnet and the package surface is 0.5mm to 1.8mm with the recommended magnet (6mm x 2.5mm). Larger gaps are possible, as long as the required magnetic field strength stays within the defined limits.

A magnetic field outside the specified range may still produce acceptable results, but with reduced accuracy. The out-of-range condition will be indicated, when the AGC is at the limits

(AGC= 0: field too strong;

AGC=63=(3FH): field too weak or missing magnet.

Figure 32. B_z Field Distribution Along the X-Axis of a 6mmØ Diametric Magnetized Magnet




Figure 32 shows a cross sectional view of the vertical magnetic field component B_z between the north and south pole of a 6mm diameter magnet, measured at a vertical distance of 1mm. The poles of the magnet (maximum level) are about 2.8mm from the magnet center, which is almost at the outer magnet edges. The magnetic field reaches a peak amplitude of $\sim \pm 106\text{mT}$ at the poles.

The Hall elements are located at a radius of 1mm (indicated as squares at the bottom of the graph). Due to the side view, the two Hall elements at the Y-axis are overlapping at $X = 0\text{mm}$, therefore only 3 Hall elements are shown.

At 1mm radius, the peak amplitude is $\sim \pm 46\text{mT}$, respectively a differential amplitude of 92mT.

The vertical magnetic field B_z follows a fairly linear pattern up to about 1.5mm radius. Consequently, even if the magnet is not perfectly centered, the differential amplitude will be the same as for a centered magnet.

For example, if the magnet is misaligned in X-axis by -0.5mm, the two X-Hall sensors will measure 70mT (@ $x = -1.5\text{mm}$) and -22mT (@ $x = -0.5\text{mm}$). Again, the differential amplitude is 92mT.

At larger displacements however, the B_z amplitude becomes nonlinear, which results in larger errors that mainly affect the accuracy of the system (see also Figure 34)



Figure 33. Vertical Magnetic Field Distribution of a Cylindrical 6mm \varnothing Diametric Magnetized Magnet at 1mm Gap




Figure 33 shows the same vertical field component as Figure 32, but in a 3-dimensional view over an area of ± 4 mm from the rotational axis.

8.9.2 Lateral Displacement of the Magnet

As shown in the magnet specifications (see page 7), the recommended horizontal position of the magnet axis with respect to the IC package center is within a circle of 0.25mm radius. This includes the placement tolerance of the IC within the package.

Figure 34 shows a typical error curve at a medium vertical distance of the magnet around 1.2mm (AGC = 24).


The X- and Y- axis of the graph indicate the lateral displacement of the magnet center with respect to the IC center.

At $X = Y = 0$, the magnet is perfectly centered over the IC. The total displacement plotted on the graph is for ± 1 mm in both directions.

The Z-axis displays the worst case INL error over a full turn at each given X-and Y- displacement. The error includes the quantization error of $\pm 0.7^\circ$. For example, the accuracy for a centered magnet is between $1.0 \sim 1.5^\circ$ (spec = 2° over full temperature range). Within a radius of 0.5mm, the accuracy is better than 2.0° (spec = 3° over temperature).



Figure 34. Typical Error Curve of INL Error Over Lateral Displacement (including quantization error)



8.9.3 Magnet Size

Figure 32 to Figure 34 in this chapter describe a cylindrical magnet with a diameter of 6mm. Smaller magnets may also be used, but since the poles are closer together, the linear range will also be smaller and consequently the tolerance for lateral misalignment will also be smaller.

If the $\pm 0.25\text{mm}$ lateral misalignment radius (rotation axis to IC package center) is too tight, a larger magnet can be used. Larger magnets have a larger linear range and allow more misalignment. However at the same time the slope of the magnet is more flat which results in a lower differential amplitude.

This requires either a stronger magnet or a smaller gap between IC and magnet in order to operate in the amplitude-controlled area ($\text{AGC} > 0$ and $\text{AGC} < 63$).

In any case, if a magnet other than the recommended 6mm diameter magnet is used, two parameters should be verified:

- Verify that the magnetic field produces a sinusoidal wave, when the magnet is rotated. Note that this can be done with the SIN-/COS- outputs of the AS5030, e.g. rotate the magnet at constant speed and analyze the SIN- (or COS-) output with an FFT-analyzer. It is recommended to disable the AGC for this test.
- Verify that the B_z -Curve between the poles is as linear as possible. This curve may be available from the magnet supplier(s). Alternatively, the SIN- or COS- output of the AS5030 may also be used together with an X-Y- table to get a B_z -scan of the magnet. Furthermore, the sinewave tests described above may be re-run at defined X-and Y- misplacements of the magnet to determine the maximum acceptable lateral displacement range. It is recommended to disable the AGC for both these tests.


Note: For preferred magnet suppliers, please refer to the ams website (Rotary Encoder section).



8.10 Physical Placement of the Magnet

The best linearity can be achieved by placing the center of the magnet exactly over the defined center of the chip as shown in the drawing below:

Figure 35. Defined Chip Center and Magnet Displacement Radius




Magnet Placement. The magnet's center axis should be aligned within a displacement radius R_d of 0.25mm from the defined center of the IC.

The magnet may be placed below or above the device. The distance should be chosen such that the magnetic field on the die surface is within the specified limits. The typical distance "z" between the magnet and the package surface is 0.5mm to 1.5mm, provided the use of the recommended magnet material and dimensions (6mm x 3mm). Larger distances are possible, as long as the required magnetic field strength stays within the defined limits.

However, a magnetic field outside the specified range may still produce usable results, but the out-of-range condition will be indicated by MagRngn (pin 1).

Figure 36. Vertical Placement of the Magnet






9 Package Drawings and Markings

The device is available in a 16-pin TSSOP package.

Figure 37. 16-pin TSSOP Package



| Symbol | Min | Nom | Max |
|--------|------|----------|------|
| A | - | - | 1.20 |
| A1 | 0.05 | - | 0.15 |
| A2 | 0.80 | 1.00 | 1.05 |
| b | 0.19 | - | 0.30 |
| c | 0.09 | - | 0.20 |
| D | 4.90 | 5.00 | 5.10 |
| E | - | 6.40 BSC | - |
| E1 | 4.30 | 4.40 | 4.50 |
| e | - | 0.65 BSC | - |
| L | 0.45 | 0.60 | 0.75 |
| L1 | - | 1.00 REF | - |

| Symbol | Min | Nom | Max |
|------------|------|--------|-----|
| R | 0.09 | - | - |
| R1 | 0.09 | - | - |
| S | 0.20 | - | - |
| $\theta 1$ | 0° | | 8° |
| $\theta 2$ | - | 12 REF | - |
| $\theta 3$ | - | 12 REF | - |
| aaa | - | 0.10 | - |
| bbb | - | 0.10 | - |
| ccc | - | 0.05 | - |
| ddd | - | 0.20 | - |
| N | | 16 | |



Notes:

1. Dimensioning & tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.

Marking: YYWWZZ.

| YY | WW | M | ZZ |
|-----------------------------|--------------------|---------------------------|----------------------------|
| Last two digits of the Year | Manufacturing Week | Assembly plant identifier | Assembly traceability code |




JEDEC Package Outline Standard: MO - 153 AB

Thermal Resistance $R_{th(j-a)}$: 89 K/W in still air, soldered on PCB

9.1 Recommended PCB Footprint

Figure 38. PCB Footprint



| Recommended Footprint Data | | |
|----------------------------|------|--------|
| Symbol | mm | inch |
| A | 7.26 | 0.286 |
| B | 4.93 | 0.194 |
| C | 0.36 | 0.014 |
| D | 0.65 | 0.0256 |
| E | 4.91 | 0.193 |



10 Ordering Information

The devices are available as the standard products shown in [Table 7](#).

Table 7. Ordering Information

| Ordering Code | Description | Delivery Form | Package |
|---------------|--------------------------------|---------------|--------------|
| AS5030-ATSU | 1 box = 100 tubes á 96 devices | Tubes | 16-pin TSSOP |
| AS5030-ATST | 1 reel = 4500 devices | Tape & Reel | 16-pin TSSOP |

Note: All products are RoHS compliant and ams green.
Buy our products or get free samples online at www.ams.com/ICdirect

Technical Support is available at www.ams.com/Technical-Support

For further information and requests, email us at sales@ams.com
(or) find your local distributor at www.ams.com/distributor



Copyrights

Copyright © 1997-2013, ams AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by ams AG is believed to be correct and accurate. However, ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.



Contact Information

Headquarters

ams AG
Tobelbaderstrasse 30
A-8141 Unterpremstaetten, Austria

Tel : +43 (0) 3136 500 0
Fax : +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.ams.com/contact>