



TAOS Inc.

is now

# ams AG

The technical content of this TAOS datasheet is still valid.

### **Contact information:**

#### Headquarters:


ams AG Tobelbaderstrasse 30 8141 Unterpremstaetten, Austria Tel: +43 (0) 3136 500 0 e-Mail: ams\_sales@ams.com

Please visit our website at www.ams.com



- Approximates Human Eye Response
- Programmable Interrupt Function with User-Defined Upper and Lower Threshold Settings
- 16-Bit Digital Output with SMBus (TSL2560) at 100 kHz or I<sup>2</sup>C (TSL2561) Fast-Mode at 400 kHz
- Programmable Analog Gain and Integration Time Supporting 1,000,000-to-1 Dynamic Range
- Automatically Rejects 50/60-Hz Lighting Ripple
- Low Active Power (0.75 mW Typical) with Power Down Mode
- RoHS Compliant

TAOS059Q - NOVEMBER 2009



Description

The TSL2560 and TSL2561 are light-to-digital converters that transform light intensity to a digital signal output capable of direct I<sup>2</sup>C (TSL2561) or SMBus (TSL2560) interface. Each device combines one broadband photodiode (visible plus infrared) and one infrared-responding photodiode on a single CMOS integrated circuit capable of providing a near-photopic response over an effective 20-bit dynamic range (16-bit resolution). Two integrating ADCs convert the photodiode currents to a digital output that represents the irradiance measured on each channel. This digital output can be input to a microprocessor where illuminance (ambient light level) in lux is derived using an empirical formula to approximate the human eye response. The TSL2560 device permits an SMB-Alert style interrupt, and the TSL2561 device supports a traditional level style interrupt that remains asserted until the firmware clears it.


While useful for general purpose light sensing applications, the TSL2560/61 devices are designed particularly for display panels (LCD, OLED, etc.) with the purpose of extending battery life and providing optimum viewing in diverse lighting conditions. Display panel backlighting, which can account for up to 30 to 40 percent of total platform power, can be automatically managed. Both devices are also ideal for controlling keyboard illumination based upon ambient lighting conditions. Illuminance information can further be used to manage exposure control in digital cameras. The TSL2560/61 devices are ideal in notebook/tablet PCs, LCD monitors, flat-panel televisions, cell phones, and digital cameras. In addition, other applications include street light control, security lighting, sunlight harvesting, machine vision, and automotive instrumentation clusters.

The LUMENOLOGY ® Company

Texas Advanced Optoelectronic Solutions Inc. 1001 Klein Road • Suite 300 • Plano, TX 75074 • (972) 673-0759 www.taosinc.com

TAOS059Q - NOVEMBER 2009

#### Functional Block Diagram



#### **Detailed Description**

The TSL2560 and TSL2561 are second-generation ambient light sensor devices. Each contains two integrating analog-to-digital converters (ADC) that integrate currents from two photodiodes. Integration of both channels occurs simultaneously. Upon completion of the conversion cycle, the conversion result is transferred to the Channel 0 and Channel 1 data registers, respectively. The transfers are double-buffered to ensure that the integrity of the data is maintained. After the transfer, the device automatically begins the next integration cycle.

Communication to the device is accomplished through a standard, two-wire SMBus or I<sup>2</sup>C serial bus. Consequently, the TSL256x device can be easily connected to a microcontroller or embedded controller. No external circuitry is required for signal conditioning, thereby saving PCB real estate as well. Since the output of the TSL256x device is digital, the output is effectively immune to noise when compared to an analog signal.

The TSL256x devices also support an interrupt feature that simplifies and improves system efficiency by eliminating the need to poll a sensor for a light intensity value. The primary purpose of the interrupt function is to detect a meaningful change in light intensity. The concept of a *meaningful change* can be defined by the user both in terms of light intensity and time, or persistence, of that change in intensity. The TSL256x devices have the ability to define a threshold above and below the current light level. An interrupt is generated when the value of a conversion exceeds either of these limits.

DEVICE	INTERFACE	PACKAGE – LEADS	PACKAGE DESIGNATOR	ORDERING NUMBER
TSL2560	SMBus	Chipscale	CS	TSL2560CS
TSL2560	SMBus	TMB-6	Т	TSL2560T
TSL2560	SMBus	Dual Flat No-Lead – 6	FN	TSL2560FN
TSL2560	SMBus	ChipLED-6	CL	TSL2560CL
TSL2561	l <sup>2</sup> C	Chipscale	CS	TSL2561CS
TSL2561	l <sup>2</sup> C	TMB-6	Т	TSL2561T
TSL2561	l <sup>2</sup> C	Dual Flat No-Lead – 6	FN	TSL2561FN
TSL2561	l <sup>2</sup> C	ChipLED-6	CL	TSL2561CL

#### **Available Options**



TAOS059Q - NOVEMBER 2009

#### **Terminal Functions**

TERMINAL					
NAME	CS, T, FN PKG NO.	CL PKG NO.	TYPE	DESCRIPTION	
ADDR SEL 2 3 I		I	SMBus device select — three-state		
GND 3 2			Power supply ground. All voltages are referenced to GND.		
INT 5 6 O		0	Level or SMB Alert interrupt — open drain.		
SCL	4	4	I	SMBus serial clock input terminal — clock signal for SMBus serial data.	
SDA	6	5	I/O	SMBus serial data I/O terminal — serial data I/O for SMBus.	
V <sub>DD</sub>	1	1		Supply voltage.	

#### Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	3.8 V
Digital output voltage range, Vo	–0.5 V to 3.8 V
Digital output current, I <sub>O</sub>	–1 mA to 20 mA
Storage temperature range, T <sub>stg</sub>	–40°C to 85°C
ESD tolerance, human body model	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND.

#### **Recommended Operating Conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2.7	3	3.6	V
Operating free-air temperature, T <sub>A</sub>	-30		70	°C
SCL, SDA input low voltage, VIL	-0.5		0.8	V
SCL, SDA input high voltage, V <sub>IH</sub>	2.1		3.6	V

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	O market and the	Active		0.24	0.6	mA
IDD	Supply current	Power down		3.2	15	μA
		3 mA sink current	0		0.4	V
V <sub>OL</sub>	INT, SDA output low voltage	6 mA sink current	0		0.6	V
ILEAK	Leakage current		-5		5	μA



TAOS059Q - NOVEMBER 2009

## Operating Characteristics, High Gain (16×), $V_{DD}$ = 3 V, $T_A$ = 25°C, (unless otherwise noted) (see Notes 2, 3, 4, 5)

	PARAMETER	TEST CONDITIONS	CHANNEL		60T, FN, 61T, FN		TSL2560C	S, TSL2	2561CS	UNIT	
				MIN	TYP	MAX	MIN	ТҮР	MAX		
f <sub>osc</sub>	Oscillator frequency			690	735	780	690	735	780	kHz	
			Ch0	0		4	0		4	_	
	Dark ADC count value	$E_e = 0, T_{int} = 402 \text{ ms}$	Ch1	0		4	0		4	counts	
			Ch0			65535		65535			
		T <sub>int</sub> > 178 ms	Ch1			65535			65535		
	Full scale ADC count value (Note 6)	T 404 mg	Ch0			37177			37177		
		T <sub>int</sub> = 101 ms	Ch1			37177			37177	counts	
		T 107	Ch0			5047			5047		
		T <sub>int</sub> = 13.7 ms	Ch1			5047			5047		
		$\lambda_p = 640 \text{ nm}, \text{ T}_{int} = 101 \text{ ms}$	Ch0	750	1000	1250					
		$E_{e} = 36.3 \mu W/cm^{2}$	Ch1		200						
		$\lambda_p = 940$ nm, $T_{int} = 101$ ms	Ch0	700	1000	1300				counts	
		$E_{e} = 119 \mu W/cm^{2}$	Ch1		820					1	
	ADC count value	$\lambda_p = 640$ nm, $T_{int} = 101$ ms	Ch0				750	1000	1250		
		$E_e = 41 \mu\text{W/cm}^2$	Ch1					190		_	
		$\lambda_p = 940 \text{ nm}, \text{ T}_{int} = 101 \text{ ms}$	Ch0			X	700	1000	1300	counts	
		$E_{e} = 135 \mu W/cm^{2}$	Ch1					850			
	ADC count value ratio:	$\lambda_p = 640 \text{ nm}, \text{ T}_{int} = 101 \text{ ms}$		0.15	0.20	0.25	0.14	0.19	0.24		
	Ch1/Ch0	$\lambda_p = 940 \text{ nm}, \text{ T}_{int} = 101 \text{ ms}$		0.69	0.82	0.95	0.70	0.85	1		
			Ch0		27.5			24.4		counts/	
_	Irradiance responsivity	$\lambda_p = 640$ nm, $T_{int} = 101$ ms	Ch1		5.5			4.6			
R <sub>e</sub>					8.4			7.4		(μW/ cm <sup>2</sup> )	
		$\lambda_p = 940 \text{ nm}, \text{ T}_{int} = 101 \text{ ms}$	Ch1		6.9			6.3			
		Fluorescent light source:	Ch0		36			35			
_		T <sub>int</sub> = 402 ms	Ch1		4			3.8		counts/	
$R_v$	Illuminance responsivity	Incandescent light source:	Ch0		144			129		lux	
		T <sub>int</sub> = 402 ms	Ch1		72			67			
	ADC count value ratio:	Fluorescent light source: T <sub>int</sub> = 402 ms			0.11			0.11			
	Ch1/Ch0	Incandescent light source: T <sub>int</sub> = 402 ms			0.5			0.52			
		Fluorescent light source:	Ch0		2.3			2.2			
_	Illuminance responsivity,	$T_{int} = 402 \text{ ms}$	Ch1		0.25			0.24		counts/	
$R_{v}$	low gain mode (Note 7)	Incandescent light source:	Ch0		9			8.1		lux	
		$T_{int} = 402 \text{ ms}$	Ch1		4.5			4.2			
	(Sensor Lux) /	Fluorescent light source: T <sub>int</sub> = 402 ms		0.65	1	1.35	0.65	1	1.35		
	(actual Lux), high gain mode (Note 8)	Incandescent light source: T <sub>int</sub> = 402 ms		0.60	1	1.40	0.60	1	1.40		

Copyright © 2009, TAOS Inc.



#### TAOS059Q - NOVEMBER 2009

- NOTES: 2. Optical measurements are made using small-angle incident radiation from light-emitting diode optical sources. Visible 640 nm LEDs and infrared 940 nm LEDs are used for final product testing for compatibility with high-volume production.
  - 3. The 640 nm irradiance  $E_e$  is supplied by an AIInGaP light-emitting diode with the following characteristics: peak wavelength  $\lambda p = 640$  nm and spectral halfwidth  $\Delta \lambda \frac{1}{2} = 17$  nm.
  - 4. The 940 nm irradiance E<sub>e</sub> is supplied by a GaAs light-emitting diode with the following characteristics: peak wavelength  $\lambda p = 940$  nm and spectral halfwidth  $\Delta \lambda V_2 = 40$  nm.
  - 5. Integration time  $T_{int}$ , is dependent on internal oscillator frequency ( $f_{osc}$ ) and on the integration field value in the timing register as described in the *Register Set* section. For nominal  $f_{osc} = 735$  kHz, nominal  $T_{int} = (number of clock cycles)/f_{osc}$ . Field value 00:  $T_{int} = (11 \times 918)/f_{osc} = 13.7$  ms Field value 01:  $T_{int} = (81 \times 918)/f_{osc} = 101$  ms Field value 10:  $T_{int} = (322 \times 918)/f_{osc} = 402$  ms Scaling between integration times vary proportionally as follows: 11/322 = 0.034 (field value 00), 81/322 = 0.252 (field value 01), and 322/322 = 1 (field value 10).
  - Full scale ADC count value is limited by the fact that there is a maximum of one count per two oscillator frequency periods and also by a 2-count offset.
    - Full scale ADC count value = ((number of clock cycles)/2 2)
    - Field value 00: Full scale ADC count value =  $((11 \times 918)/2 2) = 5047$
    - Field value 01: Full scale ADC count value =  $((81 \times 918)/2 2) = 37177$
  - Field value 10: Full scale ADC count value = 65535, which is limited by 16 bit register. This full scale ADC count value is reached for 131074 clock cycles, which occurs for  $T_{int}$  = 178 ms for nominal  $f_{osc}$  = 735 kHz.
  - 7. Low gain mode has 16× lower gain than high gain mode: (1/16 = 0.0625).
  - 8. The sensor Lux is calculated using the empirical formula shown on p. 22 of this data sheet based on measured Ch0 and Ch1 ADC count values for the light source specified. Actual Lux is obtained with a commercial luxmeter. The range of the (sensor Lux) / (actual Lux) ratio is estimated based on the variation of the 640 nm and 940 nm optical parameters. Devices are not 100% tested with fluorescent or incandescent light sources.



TAOS059Q - NOVEMBER 2009

## AC Electrical Characteristics, $V_{DD}$ = 3 V, $T_A$ = 25°C (unless otherwise noted)


$ \begin{array}{c} \mbox{(schr)} \\ \hline \mbo$		PARAMETER <sup>†</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\begin{array}{c c c c c c c } \hline f(SCL) & \hline Clock frequency (SMBus only) & 10 & 11 \\ \hline t_{(BUF)} & Bus free time between start and stop condition & 1.3 & 1$	t <sub>(CONV)</sub>	Conversion time		12	100	400	ms
t(BUF)       Bus free time between start and stop condition       1.3         t(BUF)       Bus free time between start and stop condition       1.3         t(HDSTA)       Hold time after (repeated) start condition. After this period, the first clock is generated.       0.6         t(SUSTA)       Repeated start condition setup time       0.6         t(SUSTA)       Stop condition setup time       0.6         t(SUSTO)       Stop condition setup time       0.6         t(HDDAT)       Data hold time       0       0         t(SUDAT)       Data setup time       100       0         t(LOW)       SCL clock low period       1.3       0.6         t(HIGH)       SCL clock high period       0.6       0.6         t(TIMEOUT)       Detect clock/data low timeout (SMBus only)       25       0.6         tF       Clock/data fall time       3       3         tR       Clock/data rise time       3       3         Ci       Input pin capacitance       3       3		Clock frequency (I <sup>2</sup> C only)		0		400	kHz
t(HDSTA)       Hold time after (repeated) start condition. After this period, the first clock is generated.       0.6         t(SUSTA)       Repeated start condition setup time       0.6         t(SUSTO)       Stop condition setup time       0.6         t(HDDAT)       Data hold time       0       0         t(SUDAT)       Data setup time       100       100         t(SUDAT)       Data setup time       0.6       1.3         t(HIGH)       SCL clock low period       0.6       0.6         t(TIMEOUT)       Detect clock/data low timeout (SMBus only)       25       3         tR       Clock/data rise time       3       3         Ci       Input pin capacitance       3       3	f(SCL)	Clock frequency (SMBus only)		10		100	kHz
t(HDSTA)       this period, the first clock is generated.       0.6         t(SUSTA)       Repeated start condition setup time       0.6         t(SUSTO)       Stop condition setup time       0.6         t(HDDAT)       Data hold time       0       0         t(SUDAT)       Data setup time       100       0         t(LOW)       SCL clock low period       1.3       0.6         t(HIGH)       SCL clock high period       0.6       0.6         t(TIMEOUT)       Detect clock/data low timeout (SMBus only)       25       0.6         t <sub>R</sub> Clock/data rise time       3       3         C <sub>i</sub> Input pin capacitance       3       3	t <sub>(BUF)</sub>	Bus free time between start and stop condition		1.3			μs
t(sustro)       Stop condition setup time       0.6         t(HDDAT)       Data hold time       0       0         t(SUDAT)       Data setup time       100       100         t(LOW)       SCL clock low period       1.3       1.3         t(HIGH)       SCL clock high period       0.6       0.6         t(TIMEOUT)       Detect clock/data low timeout (SMBus only)       25       0.6         t <sub>R</sub> Clock/data fall time       3       3         c <sub>i</sub> Input pin capacitance       3       3	t <sub>(HDSTA)</sub>			0.6			μs
t(HDDAT)       Data hold time       0       0         t(SUDAT)       Data setup time       100         t(LOW)       SCL clock low period       1.3         t(HIGH)       SCL clock high period       0.6         t(TIMEOUT)       Detect clock/data low timeout (SMBus only)       25         tF       Clock/data fall time       3         tR       Clock/data rise time       3         Ci       Input pin capacitance       0	t <sub>(SUSTA)</sub>	Repeated start condition setup time		0.6			μs
$\begin{array}{c c} (\text{IDDRT}) & \text{Data setup time} & 100 \\ \hline t_{(\text{LOW})} & \text{SCL clock low period} & 1.3 \\ \hline t_{(\text{HIGH})} & \text{SCL clock high period} & 0.6 \\ \hline t_{(\text{TIMEOUT})} & \text{Detect clock/data low timeout (SMBus only)} & 25 \\ \hline t_F & \text{Clock/data fall time} & 3 \\ \hline t_R & \text{Clock/data rise time} & 3 \\ \hline C_i & \text{Input pin capacitance} & \hline \end{array}$		Stop condition setup time		0.6			μs
t <sub>(SUDAT)</sub> Data setup time         100           t <sub>(LOW)</sub> SCL clock low period         1.3           t <sub>(HIGH)</sub> SCL clock high period         0.6           t <sub>(TIMEOUT)</sub> Detect clock/data low timeout (SMBus only)         25           t <sub>F</sub> Clock/data fall time         3           t <sub>R</sub> Clock/data rise time         3           C <sub>i</sub> Input pin capacitance         1	t <sub>(HDDAT)</sub>	Data hold time		0		0.9	μs
t <sub>(LOW)</sub> SCL clock low period         1.3           t <sub>(HIGH)</sub> SCL clock high period         0.6           t <sub>(TIMEOUT)</sub> Detect clock/data low timeout (SMBus only)         25           t <sub>F</sub> Clock/data fall time         3           t <sub>R</sub> Clock/data rise time         3           C <sub>i</sub> Input pin capacitance         5		Data setup time		100			ns
t(TIMEOUT)         Detect clock/data low timeout (SMBus only)         25           t <sub>F</sub> Clock/data fall time         3           t <sub>R</sub> Clock/data rise time         3           C <sub>i</sub> Input pin capacitance         3		SCL clock low period		1.3			μs
t <sub>(TIMEOUT)</sub> Detect clock/data low timeout (SMBus only)         25           t <sub>F</sub> Clock/data fall time         33           t <sub>R</sub> Clock/data rise time         33           C <sub>i</sub> Input pin capacitance         34	t <sub>(HIGH)</sub>	SCL clock high period		0.6			μs
t <sub>R</sub> Clock/data rise time     3       C <sub>i</sub> Input pin capacitance     5	t(TIMEOUT)	Detect clock/data low timeout (SMBus only)		25		35	ms
C <sub>i</sub> Input pin capacitance	t <sub>F</sub>	Clock/data fall time				300	ns
	t <sub>R</sub>	Clock/data rise time				300	ns
	C <sub>i</sub>	Input pin capacitance				10	pF

ADVANCED OPTOELECTRONIC www.taosinc.com

TEXAS

SOLUTIONS®

TAOS059Q - NOVEMBER 2009




The LUMENOLOGY ® Company



TAOS059Q - NOVEMBER 2009

#### **TYPICAL CHARACTERISTICS**




SPECTRAL RESPONSIVITY

Copyright © 2009, TAOS Inc.



TAOS059Q - NOVEMBER 2009





TAOS059Q - NOVEMBER 2009

#### PRINCIPLES OF OPERATION

#### Analog-to-Digital Converter

The TSL256x contains two integrating analog-to-digital converters (ADC) that integrate the currents from the channel 0 and channel 1 photodiodes. Integration of both channels occurs simultaneously, and upon completion of the conversion cycle the conversion result is transferred to the channel 0 and channel 1 data registers, respectively. The transfers are double buffered to ensure that invalid data is not read during the transfer. After the transfer, the device automatically begins the next integration cycle.

#### **Digital Interface**

Interface and control of the TSL256x is accomplished through a two-wire serial interface to a set of registers that provide access to device control functions and output data. The serial interface is compatible with System Management Bus (SMBus) versions 1.1 and 2.0, and I<sup>2</sup>C bus Fast-Mode. The TSL256x offers three slave addresses that are selectable via an external pin (ADDR SEL). The slave address options are shown in Table 1.

ADDR SEL TERMINAL LEVEL	SLAVE ADDRESS	SMB ALERT ADDRESS
GND	0101001	0001100
Float	0111001	0001100
VDD	1001001	0001100

Table 1. Slave Address Selection

NOTE: The Slave and SMB Alert Addresses are 7 bits. Please note the SMBus and I<sup>2</sup>C protocols on pages 9 through 12. A read/write bit should be appended to the slave address by the master device to properly communicate with the TSL256X device.

#### SMBus and I<sup>2</sup>C Protocols

Each *Send* and *Write* protocol is, essentially, a series of bytes. A byte sent to the TSL256x with the most significant bit (MSB) equal to 1 will be interpreted as a COMMAND byte. The lower four bits of the COMMAND byte form the register select address (see Table 2), which is used to select the destination for the subsequent byte(s) received. The TSL256x responds to any Receive Byte requests with the contents of the register specified by the stored register select address.

The TSL256X implements the following protocols of the SMB 2.0 specification:

- Send Byte Protocol
- Receive Byte Protocol
- Write Byte Protocol
- Write Word Protocol
- Read Word Protocol
- Block Write Protocol
- Block Read Protocol

The TSL256X implements the following protocols of the Philips Semiconductor I<sup>2</sup>C specification:

- I<sup>2</sup>C Write Protocol
- I<sup>2</sup>C Read (Combined Format) Protocol



TAOS059Q - NOVEMBER 2009


When an SMBus Block Write or Block Read is initiated (see description of COMMAND Register), the byte following the COMMAND byte is ignored but is a requirement of the SMBus specification. This field contains the byte count (i.e. the number of bytes to be transferred). The TSL2560 (SMBus) device ignores this field and extracts this information by counting the actual number of bytes transferred before the Stop condition is detected.

When an I<sup>2</sup>C Write or I<sup>2</sup>C Read (Combined Format) is initiated, the byte count is also ignored but follows the SMBus protocol specification. Data bytes continue to be transferred from the TSL2561 (I<sup>2</sup>C) device to Master until a NACK is sent by the Master.

The data formats supported by the TSL2560 and TSL2561 devices are:

- Master transmitter transmits to slave receiver (SMBus and I<sup>2</sup>C):
  - The transfer direction in this case is not changed.
- Master reads slave immediately after the first byte (SMBus only):
  - At the moment of the first acknowledgment (provided by the slave receiver) the master transmitter becomes a master receiver and the slave receiver becomes a slave transmitter.
- Combined format (SMBus and I<sup>2</sup>C):
  - During a change of direction within a transfer, the master repeats both a START condition and the slave address but with the R/W bit reversed. In this case, the master receiver terminates the transfer by generating a NACK on the last byte of the transfer and a STOP condition.

For a complete description of SMBus protocols, please review the SMBus Specification at http://www.smbus.org/specs. For a complete description of I<sup>2</sup>C protocols, please review the I<sup>2</sup>C Specification at http://www.semiconductors.philips.com.






TAOS059Q - NOVEMBER 2009

1	7	1	1	8	1	1
s	Slave Address	Wr	Α	Data Byte	Α	Ρ

Figure 10. SMBus Send Byte Protocol





1	7	1	1	8	1	8	1	1
s	Slave Address	Wr	A	Command Code	A	Data Byte	Α	Р

Figure 12. SMBus Write Byte Protocol




Figure 13. SMBus Read Byte Protocol




Figure 14. SMBus Write Word Protocol





Figure 15. SMBus Read Word Protocol




TAOS059Q - NOVEMBER 2009



#### Figure 16. SMBus Block Write or I<sup>2</sup>C Write Protocols

NOTE: The I<sup>2</sup>C write protocol does not use the Byte Count packet, and the Master will continue sending Data Bytes until the Master initiates a Stop condition. See the Command Register on page 13 for additional information regarding the Block Read/Write protocol.



#### Figure 17. SMBus Block Read or I<sup>2</sup>C Read (Combined Format) Protocols

NOTE: The I<sup>2</sup>C read protocol does not use the Byte Count packet, and the Master will continue receiving Data Bytes until the Master initiates a Stop Condition. See the Command Register on page 13 for additional information regarding the Block Read/Write protocol.

#### **Register Set**

The TSL256x is controlled and monitored by sixteen registers (three are reserved) and a command register accessed through the serial interface. These registers provide for a variety of control functions and can be read to determine results of the ADC conversions. The register set is summarized in Table 2.

ADDRESS	RESISTER NAME	REGISTER FUNCTION				
	COMMAND	Specifies register address				
0h	CONTROL	Control of basic functions				
1h	TIMING	Integration time/gain control				
2h	THRESHLOWLOW	Low byte of low interrupt threshold				
3h	THRESHLOWHIGH	High byte of low interrupt threshold				
4h	THRESHHIGHLOW	Low byte of high interrupt threshold				
5h	THRESHHIGHHIGH	High byte of high interrupt threshold				
6h INTERRUPT		Interrupt control				
7h		Reserved				
8h	CRC	Factory test — not a user register				
9h		Reserved				
Ah	ID	Part number/ Rev ID				
Bh		Reserved				
Ch DATA0LOW		Low byte of ADC channel 0				
Dh	DATA0HIGH	High byte of ADC channel 0				
Eh	DATA1LOW	Low byte of ADC channel 1				
Fh	DATA1HIGH	High byte of ADC channel 1				

#### **Table 2. Register Address**

The mechanics of accessing a specific register depends on the specific SMB protocol used. Refer to the section on SMBus protocols. In general, the COMMAND register is written first to specify the specific control/status register for following read/write operations.


The LUMENOLOGY ® Company



#### TAOS059Q - NOVEMBER 2009

#### **Command Register**

The command register specifies the address of the target register for subsequent read and write operations. The Send Byte protocol is used to configure the COMMAND register. The command register contains eight bits as described in Table 3. The command register defaults to 00h at power on.



NOTE: An I<sup>2</sup>C block transaction will continue until the Master sends a stop condition. See Figure 16 and Figure 17. Unlike the I2C protocol, the SMBus read/write protocol requires a Byte Count. All four ADC Channel Data Registers (Ch through Fh) can be read simultaneously in a single SMBus transaction. This is the only 32-bit data block supported by the TSL2560 SMBus protocol. The BLOCK bit must be set to 1, and a read condition should be initiated with a COMMAND CODE of 9Bh. By using a COMMAND CODE of 9Bh during an SMBus Block Read Protocol, the TSL2560 device will automatically insert the appropriate Byte Count (Byte Count = 4) as illustrated in Figure 17. A write condition should not be used in conjunction with the Bh register.

#### **Control Register (0h)**

The CONTROL register contains two bits and is primarily used to power the TSL256x device up and down as shown in Table 4.

Table 4. Control Register										
7 6 5 4 3 2 1 0										
0h	Resv	Resv	Resv	Resv	Resv	Resv	POV	VER	CONTROL	
Reset Value:	0	0	0	0	0	0	0	0		
FIELD	BIT				DESC	RIPTION				
Resv	7:2	Reserved.	Reserved. Write as 0.							
POWER	1:0	register, the	device is pov value of 03h i	wered down.	value returned	d during a rea	e is powered u d cycle will be		g a 00h to this eature can be	

#### Table 3. Command Register

Copyright © 2009, TAOS Inc.



used to verify that the device is communicating properly.

#### Timing Register (1h)

The TIMING register controls both the integration time and the gain of the ADC channels. A common set of control bits is provided that controls both ADC channels. The TIMING register defaults to 02h at power on.




Table 5. Timing Register

Integration time is dependent on the INTEG FIELD VALUE and the internal clock frequency. Nominal integration times and respective scaling between integration times scale proportionally as shown in Table 6. See Note 5 and Note 6 on page 5 for detailed information regarding how the scale values were obtained; see page 22 for further information on how to calculate lux.

INTEG FIELD VALUE	SCALE	NOMINAL INTEGRATION TIME
00	0.034	13.7 ms
01	0.252	101 ms
10	1	402 ms
11		N/A

#### Table 6. Integration Time

The manual timing control feature is used to manually start and stop the integration time period. If a particular integration time period is required that is not listed in Table 6, then this feature can be used. For example, the manual timing control can be used to synchronize the TSL256x device with an external light source (e.g. LED). A start command to begin integration can be initiated by writing a 1 to this bit field. Correspondingly, the integration can be stopped by simply writing a 0 to the same bit field.

#### Interrupt Threshold Register (2h - 5h)

The interrupt threshold registers store the values to be used as the high and low trigger points for the comparison function for interrupt generation. If the value generated by channel 0 crosses below or is equal to the low threshold specified, an interrupt is asserted on the interrupt pin. If the value generated by channel 0 crosses above the high threshold specified, an interrupt is asserted on the interrupt pin. Registers THRESHLOWLOW and THRESHLOWHIGH provide the low byte and high byte, respectively, of the lower interrupt threshold. Registers THRESHHIGHLOW and the low and high bytes, respectively, of the upper interrupt threshold. The high and low bytes from each set of registers are combined to form a 16-bit threshold value. The interrupt threshold registers default to 00h on power up.



TAOS059Q – NOVEMBER 2009

REGISTER	ADDRESS	BITS	DESCRIPTION
THRESHLOWLOW	2h	7:0	ADC channel 0 lower byte of the low threshold
THRESHLOWHIGH	3h	7:0	ADC channel 0 upper byte of the low threshold
THRESHHIGHLOW	4h	7:0	ADC channel 0 lower byte of the high threshold
THRESHHIGHHIGH	5h	7:0	ADC channel 0 upper byte of the high threshold

Table 7. Interrupt Threshold Register

NOTE: Since two 8-bit values are combined for a single 16-bit value for each of the high and low interrupt thresholds, the Send Byte protocol should not be used to write to these registers. Any values transferred by the Send Byte protocol with the MSB set would be interpreted as the COMMAND field and stored as an address for subsequent read/write operations and not as the interrupt threshold information as desired. The Write Word protocol should be used to write byte-paired registers. For example, the THRESHLOWLOW and THRESHLOWHIGH registers (as well as the THRESHHIGHLOW and THRESHHIGHHIGH registers) can be written together to set the 16-bit ADC value in a single transaction.

#### Interrupt Control Register (6h)

The INTERRUPT register controls the extensive interrupt capabilities of the TSL256x. The TSL256x permits both SMB-Alert style interrupts as well as traditional level-style interrupts. The interrupt persist bit field (PERSIST) provides control over when interrupts occur. A value of 0 causes an interrupt to occur after every integration cycle regardless of the threshold settings. A value of 1 results in an interrupt after one integration time period outside the threshold window. A value of *N* (where *N* is 2 through15) results in an interrupt only if the value remains outside the threshold window for *N* consecutive integration cycles. For example, if *N* is equal to 10 and the integration time is 402 ms, then the total time is approximately 4 seconds.

When a level Interrupt is selected, an interrupt is generated whenever the last conversion results in a value outside of the programmed threshold window. The interrupt is active-low and remains asserted until cleared by writing the COMMAND register with the CLEAR bit set.

In SMBAlert mode, the interrupt is similar to the traditional level style and the interrupt line is asserted low. To clear the interrupt, the host responds to the SMBAlert by performing a modified Receive Byte operation, in which the Alert Response Address (ARA) is placed in the slave address field, and the TSL256x that generated the interrupt responds by returning its own address in the seven most significant bits of the receive data byte. If more than one device connected on the bus has pulled the SMBAlert line low, the highest priority (lowest address) device will win communication rights via standard arbitration during the slave address transfer. If the device loses this arbitration, the interrupt will not be cleared. The Alert Response Address is 0Ch.

When INTR = 11, the interrupt is generated immediately following the SMBus write operation. Operation then behaves in an SMBAlert mode, and the *software set* interrupt may be cleared by an SMBAlert cycle.

7     6     5     4     3     2     1     0       6h     Resv     Resv     INTR     PERSIST     INTER       Reset Value:     0     0     0     0     0     0				Table 8	. Interrupt	Control R	egister			
		7	6	5	4	3	2	1	0	
Reset Value: 0 0 0 0 0 0 0 0 0	6h [	Resv	Resv	IN	TR		PEF	ISIST		INTERRUPT
	Reset Value:	0	0	0	0	0	0	0	0	
FIELD BITS DESCRIPTION	FIELD	BITS				DESC	RIPTION			
Resv 7:6 Reserved. Write as 0.	Resv	7:6	Reserved.	Write as 0.						
INTR 5:4 INTR Control Select. This field determines mode of interrupt logic according to Table 9, below.	INTR	5:4	INTR Contr	ol Select. This	field determi	nes mode of i	nterrupt logic	according to	Table 9, belov	N.
PERSIST 3:0 Interrupt persistence. Controls rate of interrupts to the host processor as shown in Table 10, below.	PERSIST	3:0	Interrupt pe	ersistence. Cor	ntrols rate of in	nterrupts to th	e host proces	ssor as showr	n in Table 10,	below.

NOTE: Interrupts are based on the value of Channel 0 only.

Copyright © 2009, TAOS Inc.



TAOS059Q - NOVEMBER 2009

INTR FIELD VALUE	READ VALUE
00	Interrupt output disabled
01	Level Interrupt
10	SMBAlert compliant
11	Test Mode: Sets interrupt and functions as mode 10

#### **Table 9. Interrupt Control Select**

NOTE: Field value of 11 may be used to test interrupt connectivity in a system or to assist in debugging interrupt service routine software.

PERSIST FIELD VALUE	INTERRUPT PERSIST FUNCTION
0000	Every ADC cycle generates interrupt
0001	Any value outside of threshold range
0010	2 integration time periods out of range
0011	3 integration time periods out of range
0100	4 integration time periods out of range
0101	5 integration time periods out of range
0110	6 integration time periods out of range
0111	7 integration time periods out of range
1000	8 integration time periods out of range
1001	9 integration time periods out of range
1010	10 integration time periods out of range
1011	11 integration time periods out of range
1100	12 integration time periods out of range
1101	13 integration time periods out of range
1110	14 integration time periods out of range
1111	15 integration time periods out of range

#### **Table 10. Interrupt Persistence Select**






#### TAOS059Q - NOVEMBER 2009

#### ID Register (Ah)

The ID register provides the value for both the part number and silicon revision number for that part number. It is a read-only register, whose value never changes.



#### ADC Channel Data Registers (Ch – Fh)

The ADC channel data are expressed as 16-bit values spread across two registers. The ADC channel 0 data registers, DATA0LOW and DATA0HIGH provide the lower and upper bytes, respectively, of the ADC value of channel 0. Registers DATA1LOW and DATA1HIGH provide the lower and upper bytes, respectively, of the ADC value of value of channel 1. All channel data registers are read-only and default to 00h on power up.

Table 12	ADC Cha	nnel Data	Registers
		mer Bata	

REGISTER	ADDRESS	BITS	DESCRIPTION
DATAOLOW	Ch	7:0	ADC channel 0 lower byte
DATA0HIGH	Dh	7:0	ADC channel 0 upper byte
DATA1LOW	Eh	7:0	ADC channel 1 lower byte
DATA1HIGH	Fh	7:0	ADC channel 1 upper byte

The upper byte data registers can only be read following a read to the corresponding lower byte register. When the lower byte register is read, the upper eight bits are strobed into a shadow register, which is read by a subsequent read to the upper byte. The upper register will read the correct value even if additional ADC integration cycles end between the reading of the lower and upper registers.

NOTE: The Read Word protocol can be used to read byte-paired registers. For example, the DATA0LOW and DATA0HIGH registers (as well as the DATA1LOW and DATA1HIGH registers) may be read together to obtain the 16-bit ADC value in a single transaction



TAOS059Q - NOVEMBER 2009

#### **APPLICATION INFORMATION: SOFTWARE**

#### **Basic Operation**

After applying  $V_{DD}$ , the device will initially be in the power-down state. To operate the device, issue a command to access the CONTROL register followed by the data value 03h to power up the device. At this point, both ADC channels will begin a conversion at the default integration time of 400 ms. After 400 ms, the conversion results will be available in the DATA0 and DATA1 registers. Use the following pseudo code to read the data registers:

// Read ADC Channels Using Read Word Protocol - RECOMMENDED Address = 0x39//Slave addr - also 0x29 or 0x49 //Address the Ch0 lower data register and configure for Read Word Command = 0xAC//Set Command bit and Word bit //Reads two bytes from sequential registers 0x0C and 0x0D //Results are returned in DataLow and DataHigh variables ReadWord (Address, Command, DataLow, DataHigh) Channel0 = 256 \* DataHigh + DataLow //Address the Ch1 lower data register and configure for Read Word Command = 0xAE//Set bit fields 7 and //Reads two bytes from sequential registers 0x0E and 0x0F //Results are returned in DataLow and DataHigh variables ReadWord (Address, Command, DataLow, DataHigh) Channel1 = 256 \* DataHigh + DataLow //Shift DataHigh to upper byte // Read ADC Channels Using Read Byte Protocol Address = 0x39//Slave addr - also 0x29 or 0x49 //Address the Ch0 lower data register Command = 0x8CReadByte (Address, Command, DataLow) //Result returned in DataLow //Address the Ch0 upper data register Command = 0x8DReadByte (Address, Command, DataHigh) //Result returned in DataHigh Channel0 = 256 \* DataHigh + DataLow //Shift DataHigh to upper byte Command = 0x8E

ReadByte (Address, Command, DataLow)
Command = 0x8F
ReadByte (Address, Command, DataHigh)
Channel1 = 256 \* DataHigh + DataLow

//Address the Ch1 lower data register //Result returned in DataLow //Address the Ch1 upper data register //Result returned in DataHigh //Shift DataHigh to upper byte



TAOS059Q - NOVEMBER 2009

#### **APPLICATION INFORMATION: SOFTWARE**

#### **Configuring the Timing Register**

The command, timing, and control registers are initialized to default values on power up. Setting these registers to the desired values would be part of a normal initialization or setup procedure. In addition, to maximize the performance of the device under various conditions, the integration time and gain may be changed often during operation. The following pseudo code illustrates a procedure for setting up the timing register for various options:

// Set up Timing Register //Low Gain (1x), integration time of 402ms (default value) Address = 0x39Command = 0x81Data = 0x02WriteByte (Address, Command, Data) //Low Gain (1x), integration time of 101ms Data = 0x01WriteByte(Address, Command, Data) //Low Gain (1x), integration time of 13.7ms Data = 0x00WriteByte (Address, Command, Data) //High Gain (16x), integration time of 101ms Data = 0x11WriteByte (Address, Command, Data) //Read data registers (see Basic Operation example) //Perform Manual Integration //Set up for manual integration with Gain of 1x Data = 0x03//Set manual integration mode - device stops converting WriteByte(Address, Command, Data) //Begin integration period Data = 0x0BWriteByte (Address, Command, Data) //Integrate for 50ms Sleep (50) //Wait for 50ms //Stop integrating Data = 0x03WriteByte (Address, Command, Data) //Read data registers (see Basic Operation example)



TAOS059Q - NOVEMBER 2009

#### **APPLICATION INFORMATION: SOFTWARE**

#### Interrupts

The interrupt feature of the TSL256x device simplifies and improves system efficiency by eliminating the need to poll the sensor for a light intensity value. Interrupt styles are determined by the INTR field in the Interrupt Register. The interrupt feature may be disabled by writing a field value of 00h to the Interrupt Control Register so that polling can be performed.

The versatility of the interrupt feature provides many options for interrupt configuration and usage. The primary purpose of the interrupt function is to provide a meaningful change in light intensity. However, it also be used as an end-of-conversion signal. The concept of a *meaningful change* can be defined by the user both in terms of light intensity and time, or persistence, of that change in intensity. The TSL256x device implements two 16-bit-wide interrupt threshold registers that allow the user to define a threshold above and below the current light level. An interrupt will then be generated when the value of a conversion exceeds either of these limits. For simplicity of programming, the threshold comparison is accomplished only with Channel 0. This simplifies calculation of thresholds that are based, for example, on a percent of the current light level. It is adequate to use only one channel when calculating light intensity differences since, for a given light source, the channel 0 and channel 1 values are linearly proportional to each other and thus both values scale linearly with light intensity.

To further control when an interrupt occurs, the TSL256x device provides an interrupt persistence feature. This feature allows the user to specify a number of conversion cycles for which a light intensity exceeding either interrupt threshold must persist before actually generating an interrupt. This can be used to prevent transient changes in light intensity from generating an unwanted interrupt. With a value of 1, an interrupt occurs immediately whenever either threshold is exceeded. With values of *N*, where *N* can range from 2 to 15, *N* consecutive conversions must result in values outside the interrupt window for an interrupt to be generated. For example, if *N* is equal to 10 and the integration time is 402 ms, then an interrupt will not be generated unless the light level persists for more than 4 seconds outside the threshold.

Two different interrupt styles are available: Level and SMBus Alert. The difference between these two interrupt styles is how they are cleared. Both result in the interrupt line going active low and remaining low until the interrupt is cleared. A level style interrupt is cleared by setting the CLEAR bit (bit 6) in the COMMAND register. The SMBus Alert style interrupt is cleared by an Alert Response as described in the Interrupt Control Register section and SMBus specification.

To configure the interrupt as an end-of-conversion signal, the interrupt PERSIST field is set to 0. Either Level or SMBus Alert style can be used. An interrupt will be generated upon completion of each conversion. The interrupt threshold registers are ignored. The following example illustrates the configuration of a level interrupt:

// Set up end-of-conversion interrupt, Level style

Address = 0x39 Command = 0x86 Data = 0x10 WriteByte(Address, Command, Data) //Slave addr also 0x29 or 0x49
//Address Interrupt Register
//Level style, every ADC cycle



TAOS059Q - NOVEMBER 2009

#### **APPLICATION INFORMATION: SOFTWARE**

The following example pseudo code illustrates the configuration of an SMB Alert style interrupt when the light intensity changes 20% from the current value, and persists for 3 conversion cycles:

```
// Read current light level
      Address = 0x39
                                                   //Slave addr also 0x29 or 0x49
      Command = 0xAC
                                                   //Set Command bit and Word bit
      ReadWord (Address, Command, DataLow, DataHigh)
      Channel0 = (256 * DataHigh) + DataLow
      //Calculate upper and lower thresholds
      T_Upper = Channel0 + (0.2 * Channel0)
      T Lower = Channel0 - (0.2 * Channel0)
      //Write the lower threshold register
                                                   //Addr lower threshold reg, set Word Bit
      Command = 0xA2
      WriteWord (Address, Command, T_Lower.LoByte, T_Lower.HiByte)
      //Write the upper threshold register
                                                   //Addr upper threshold reg, set Word bit
      Command = 0xA4
      WriteWord (Address, Command, T Upper.LoByte, T Upper.HiByte)
      //Enable interrupt
      Command = 0x86
                                                   //Address interrupt register
      Data = 0x23
                                                   //SMBAlert style, PERSIST = 3
      WriteByte (Address, Command, Data)
```

In order to generate an interrupt on demand during system test or debug, a test mode (INTR = 11) can be used. The following example illustrates how to generate an interrupt on demand:

// Generate an interrupt

Address = 0x39 Command = 0x86 Data = 0x30 WriteByte(Address, Command, Data) //Slave addr also 0x29 or 0x49
//Address Interrupt register
//Test interrupt

//Interrupt line should now be low



TAOS059Q - NOVEMBER 2009

#### **APPLICATION INFORMATION: SOFTWARE**

#### **Calculating Lux**

The TSL256x is intended for use in ambient light detection applications such as display backlight control, where adjustments are made to display brightness or contrast based on the brightness of the ambient light, as perceived by the human eye. Conventional silicon detectors respond strongly to infrared light, which the human eye does not see. This can lead to significant error when the infrared content of the ambient light is high, such as with incandescent lighting, due to the difference between the silicon detector response and the brightness perceived by the human eye.

This problem is overcome in the TSL256x through the use of two photodiodes. One of the photodiodes (channel 0) is sensitive to both visible and infrared light, while the second photodiode (channel 1) is sensitive primarily to infrared light. An integrating ADC converts the photodiode currents to digital outputs. Channel 1 digital output is used to compensate for the effect of the infrared component of light on the channel 0 digital output. The ADC digital outputs from the two channels are used in a formula to obtain a value that approximates the human eye response in the commonly used Illuminance unit of Lux:

#### **CS** Package

For  $0 < CH1/CH0 \le 0.52$ Lux =  $0.0315 \times CH0 - 0.0593 \times CH0 \times ((CH1/CH0)^{1.4})$ For  $0.52 < CH1/CH0 \le 0.65$ Lux =  $0.0229 \times CH0 - 0.0291 \times CH1$ For  $0.65 < CH1/CH0 \le 0.80$ Lux =  $0.0157 \times CH0 - 0.0180 \times CH1$ For  $0.80 < CH1/CH0 \le 1.30$ Lux =  $0.00338 \times CH0 - 0.00260 \times CH1$ For CH1/CH0 > 1.30Lux = 0

#### T, FN, and CL Package

For  $0 < CH1/CH0 \le 0.50$ For  $0.50 < CH1/CH0 \le 0.61$ For  $0.61 < CH1/CH0 \le 0.80$ For  $0.80 < CH1/CH0 \le 1.30$ For CH1/CH0 > 1.30  $\begin{array}{l} Lux = 0.0304 \times CH0 - 0.062 \times CH0 \times ((CH1/CH0)^{1.4}) \\ Lux = 0.0224 \times CH0 - 0.031 \times CH1 \\ Lux = 0.0128 \times CH0 - 0.0153 \times CH1 \\ Lux = 0.00146 \times CH0 - 0.00112 \times CH1 \\ Lux = 0 \end{array}$ 

The formulas shown above were obtained by optical testing with fluorescent and incandescent light sources, and apply only to open-air applications. Optical apertures (e.g. light pipes) will affect the incident light on the device.

#### **Simplified Lux Calculation**

Below is the argument and return value including source code (shown on following page) for calculating lux. The source code is intended for embedded and/or microcontroller applications. Two individual code sets are provided, one for the T, FN, and CL packages, and one for the CS package. All floating point arithmetic operations have been eliminated since embedded controllers and microcontrollers generally do not support these types of operations. Since floating point has been removed, scaling must be performed prior to calculating illuminance if the integration time is not 402 ms and/or if the gain is not  $16 \times$  as denoted in the source code on the following pages. This sequence scales first to mitigate rounding errors induced by decimal math.

extern unsigned int CalculateLux(unsigned int iGain, unsigned int tInt, unsigned int ch0, unsigned int ch1, int iType)



TAOS059Q – NOVEMBER 2009

```
11
11
   Copyright © 2004-2005 TAOS, Inc.
11
  THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
11
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
   PURPOSE.
11
11
//
    Module Name:
11
           lux.cpp
11
// scale by 2^14
#define LUX SCALE 14
#define RATIO SCALE 9
                      // scale ratio by 2^9
//-----
// Integration time scaling factors
//-----
#define CH_SCALE 10 // scale channel values by 2<sup>10</sup>
#define CHSCALE_TINT0 0x7517 // 322/11 * 2<sup>CH_SCALE</sup>
#define CHSCALE_TINT1 0x0fe7 // 322/81 * 2<sup>CH_SCALE</sup>
//-----
// T, FN, and CL Package coefficients
//-----
// For Ch1/Ch0=0.00 to 0.50
                                      //
           Lux/Ch0=0.0304-0.062*((Ch1/Ch0)^1.4)
11
            piecewise approximation
                                      11
                  For Ch1/Ch0=0.00 to 0.125:
                        Lux/Ch0=0.0304-0.0272*(Ch1/Ch0)
11
11
11
                  For Ch1/Ch0=0.125 to 0.250:
11
                        Lux/Ch0=0.0325-0.0440*(Ch1/Ch0)
11
11
                  For Ch1/Ch0=0.250 to 0.375:
                        Lux/Ch0=0.0351-0.0544*(Ch1/Ch0)
11
11
                  For Ch1/Ch0=0.375 to 0.50:
11
11
                       Lux/Ch0=0.0381-0.0624*(Ch1/Ch0)
11
// For Ch1/Ch0=0.50 to 0.61:
11
    Lux/Ch0=0.0224-0.031*(Ch1/Ch0)
11
// For Ch1/Ch0=0.61 to 0.80:
11
          Lux/Ch0=0.0128-0.0153*(Ch1/Ch0)
11
// For Ch1/Ch0=0.80 to 1.30:
           Lux/Ch0=0.00146-0.00112*(Ch1/Ch0)
11
11
// For Ch1/Ch0>1.3:
11
          Lux/Ch0=0
//----
           ____
                      // 0.125 * 2<sup>^</sup>RATIO_SCALE
#define K1T 0x0040
                      // 0.0304 * 2<sup>LUX_SCALE</sup>
// 0.0272 * 2<sup>LUX_SCALE</sup>
#define B1T 0x01f2
#define M1T 0x01be
                        // 0.250 * 2<sup>^</sup>RATIO_SCALE
#define K2T 0x0080
```

Copyright  $\ensuremath{\mathbb{C}}$  2009, TAOS Inc.



TAOS059Q - NOVEMBER 2009

```
#define B2T
               0x0214
                               // 0.0325 * 2<sup>LUX</sup> SCALE
#define M2T
               0x02d1
                               // 0.0440 * 2<sup>LUX</sup>_SCALE
                               // 0.375 * 2<sup>^</sup>RATIO SCALE
#define K3T
               0x00c0
#define B3T
                               // 0.0351 * 2<sup>LUX</sup> SCALE
               0x023f
#define M3T 0x037b
                               // 0.0544 * 2<sup>LUX</sup> SCALE
                              // 0.50 * 2<sup>^</sup>RATIO_SCALE
#define K4T
               0x0100
#define B4T
                              // 0.0381 * 2<sup>1</sup>LUX_SCALE
               0x0270
                              // 0.0624 * 2<sup>LUX</sup>_SCALE
#define M4T
               0x03fe
#define K5T
               0x0138
                              // 0.61 * 2<sup>^</sup>RATIO_SCALE
              0x016f
#define B5T
                              // 0.0224 * 2<sup>LUX</sup> SCALE
#define M5T 0x01fc
                              // 0.0310 * 2<sup>LUX</sup> SCALE
#define K6T
                              // 0.80 * 2<sup>^</sup>RATIO SCALE
               0x019a
               0x00d2
                              // 0.0128 * 2<sup>LUX</sup> SCALE
#define B6T
#define M6T
               0x00fb
                              // 0.0153 * 2<sup>LUX</sup>_SCALE
#define K7T
               0x029a
                               // 1.3 * 2<sup>^</sup>RATIO SCALE
#define B7T
               0x0018
                              // 0.00146 * 2<sup>LUX</sup> SCALE
#define M7T
              0x0012
                              // 0.00112 * 2<sup>LUX</sup> SCALE
#define K8T
               0x029a
                               // 1.3 * 2<sup>^</sup>RATIO SCALE
                              // 0.000 * 2<sup>1</sup>LUX SCALE
#define B8T 0x0000
#define M8T 0x0000
                              // 0.000 * 2<sup>LUX</sup> SCALE
//_____
// CS package coefficients
//_____
// For 0 <= Ch1/Ch0 <= 0.52
11
               Lux/Ch0 = 0.0315 - 0.0593 * ((Ch1/Ch0)^{1.4})
11
               piecewise approximation
11
                       For 0 <= Ch1/Ch0 <= 0.13
                              Lux/Ch0 = 0.0315 - 0.0262 * (Ch1/Ch0)
11
                       For 0.13 <= Ch1/Ch0 <= 0.26
//
                              Lux/Ch0 = 0.0337 - 0.0430 * (Ch1/Ch0)
//
11
                       For 0.26 <= Ch1/Ch0 <= 0.39
                             Lux/Ch0 = 0.0363 - 0.0529*(Ch1/Ch0)
11
11
                       For 0.39 <= Ch1/Ch0 <= 0.52
                              Lux/Ch0 = 0.0392 - 0.0605 * (Ch1/Ch0)
11
// For 0.52 < Ch1/Ch0 <= 0.65
// Lux/Ch0 = 0.0229-0.0291*(Ch1/Ch0)
// For 0.65 < Ch1/Ch0 <= 0.80
// Lux/Ch0 = 0.00157-0.00180*(Ch1/Ch0)
// For 0.80 < Ch1/Ch0 <= 1.30
// Lux/Ch0 = 0.00338-0.00260*(Ch1/Ch0)
// For Ch1/Ch0 > 1.30
     Lux = 0
11
//-----
#define K1C 0x0043 // 0.130 * 2<sup>*</sup>RATIO SCALE
#define B1C 0x0204 // 0.0315 * 2<sup>LUX_SCALE</sup>
#define M1C 0x01ad // 0.0262 * 2<sup>LUX_SCALE</sup>
#define K2C 0x0085 // 0.260 * 2^RATIO_SCALE
#define B2C 0x0228 // 0.0337 * 2<sup>LUX</sup> SCALE
               0x02c1 // 0.0430 * 2<sup>LUX</sup>SCALE
#define M2C
#define K3C
               0x00c8 // 0.390 * 2<sup>RATIO</sup> SCALE
               0x0253 // 0.0363 * 2<sup>LUX</sup> SCALE
#define B3C
               0x0363 // 0.0529 * 2<sup>LUX</sup> SCALE
#define M3C
```

The LUMENOLOGY ® Company



TAOS059Q - NOVEMBER 2009

#define K4C 0x010a // 0.520 \* 2<sup>RATIO</sup> SCALE 0x0282 // 0.0392 \* 2<sup>LUX</sup> SCALE #define B4C #define M4C 0x03df // 0.0605 \* 2<sup>LUX</sup> SCALE 0x014d // 0.65 \* 2<sup>^</sup>RATIO SCALE #define K5C 0x0177 // 0.0229 \* 2<sup>LUX</sup>\_SCALE #define B5C #define M5C 0x01dd // 0.0291 \* 2<sup>LUX\_SCALE</sup> 0x019a // 0.80 \* 2<sup>RATIO\_SCALE</sup> #define K6C #define B6C 0x0101 // 0.0157 \* 2<sup>LUX</sup>\_SCALE #define M6C 0x0127 // 0.0180 \* 2<sup>LUX</sup> SCALE #define K7C 0x029a // 1.3 \* 2<sup>\*</sup>RATIO SCALE 0x0037 // 0.00338 \* 2<sup>LUX</sup>\_SCALE #define B7C #define M7C 0x002b // 0.00260 \* 2<sup>LUX</sup> SCALE #define K8C 0x029a // 1.3 \* 2<sup>\*</sup>RATIO SCALE 0x0000 // 0.000 \* 2<sup>LUX</sup>\_SCALE #define B8C #define M8C 0x0000 // 0.000 \* 2<sup>LUX</sup> SCALE

// Description: calculate the approximate filtuminance (lux) given the faw
// channel values of the TSL2560. The equation if implemented
as a piece-wise linear approximation.
//

```
// Arguments: unsigned int iGain - gain, where 0:1X, 1:16X
// unsigned int tInt - integration time, where 0:13.7mS, 1:100mS, 2:402mS,
// 3:Manual
// unsigned int ch0 - raw channel value from channel 0 of TSL2560
// unsigned int ch1 - raw channel value from channel 1 of TSL2560
// unsigned int iType - package type (T or CS)
//
```

// Return: unsigned int - the approximate illuminance (lux)

```
{
```

11

```
_____
//-----
// first, scale the channel values depending on the gain and integration time
// 16X, 402mS is nominal.
// scale if integration time is NOT 402 msec
unsigned long chScale;
unsigned long channel1;
unsigned long channel0;
switch (tInt)
   case 0:
            // 13.7 msec
        chScale = CHSCALE_TINT0;
         break;
            // 101 msec
    case 1:
         chScale = CHSCALE TINT1;
         break;
   default: // assume no scaling
         chScale = (1 << CH SCALE);
```

Copyright © 2009, TAOS Inc.



TAOS059Q - NOVEMBER 2009

```
break;
}
// scale if gain is NOT 16X
if (!iGain) chScale = chScale << 4; // scale 1X to 16X
// scale the channel values
channel0 = (ch0 * chScale) >> CH_SCALE;
channel1 = (ch1 * chScale) >> CH_SCALE;
//-----
                                     _____
// find the ratio of the channel values (Channel1/Channel0)
// protect against divide by zero
unsigned long ratio1 = 0;
if (channel0 != 0) ratio1 = (channel1 << (RATIO_SCALE+1)) / channel0;
// round the ratio value
unsigned long ratio = (ratio1 + 1) >> 1;
// is ratio <= eachBreak ?</pre>
unsigned int b, m;
switch (iType)
{
    case 0: // T, FN and CL package
           if ((ratio >= 0) && (ratio <= K1T))
                  {b=B1T; m=M1T;}
           else if (ratio <= K2T)
                  \{b=B2T; m=M2T;\}
           else if (ratio <= K3T)
                  \{b=B3T; m=M3T;\}
           else if (ratio <= K4T)
                  \{b=B4T; m=M4T; \}
           else if (ratio <= K5T)
                  {b=B5T; m=M5T;}
           else if (ratio <= K6T)
                  {b=B6T; m=M6T;}
           else if (ratio <= K7T)
                  {b=B7T; m=M7T; }
           else if (ratio > K8T)
                  {b=B8T; m=M8T; }
           break;
    case 1:// CS package
           if ((ratio >= 0) && (ratio <= K1C))
                  {b=B1C; m=M1C;}
           else if (ratio <= K2C)
                 {b=B2C; m=M2C; }
           else if (ratio <= K3C)
                  {b=B3C; m=M3C; }
           else if (ratio <= K4C)
                  \{b=B4C; m=M4C;\}
           else if (ratio <= K5C)
                  {b=B5C; m=M5C;}
           else if (ratio <= K6C)
                 {b=B6C; m=M6C; }
           else if (ratio <= K7C)
                  {b=B7C; m=M7C; }
```

The LUMENOLOGY ® Company



TAOS059Q - NOVEMBER 2009

```
else if (ratio > K8C)
        {b=B8C; m=M8C;}
        break;
}
unsigned long temp;
temp = ((channel0 * b) - (channel1 * m));
// do not allow negative lux value
if (temp < 0) temp = 0;
// round lsb (2^(LUX_SCALE-1))
temp += (1 << (LUX_SCALE-1));
// strip off fractional portion
unsigned long lux = temp >> LUX_SCALE;
return(lux);
```

```
}
```



TAOS059Q - NOVEMBER 2009

#### **APPLICATION INFORMATION: HARDWARE**

#### **Power Supply Decoupling and Application Hardware Circuit**

The power supply lines must be decoupled with a  $0.1 \,\mu\text{F}$  capacitor placed as close to the device package as possible (Figure 18). The bypass capacitor should have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents caused by internal logic switching.




Figure 18. Bus Pull-Up Resistors

Pull-up resistors (Rp) maintain the SDAH and SCLH lines at a *high* level when the bus is free and ensure the signals are pulled up from a low to a high level within the required rise time. For a complete description of the SMBus maximum and minimum Rp values, please review the SMBus Specification at http://www.smbus.org/specs. For a complete description of I<sup>2</sup>C maximum and minimum Rp values, please review the I<sup>2</sup>C Specification at http://www.semiconductors.philips.com.

A pull-up resistor (R<sub>PI</sub>) is also required for the interrupt (INT), which functions as a wired-AND signal in a similar fashion to the SCL and SDA lines. A typical impedance value between 10 k $\Omega$  and 100 k $\Omega$  can be used. Please note that while Figure 18 shows INT being pulled up to V<sub>DD</sub>, the interrupt can optionally be pulled up to V<sub>BUS</sub>.




TAOS059Q - NOVEMBER 2009

### **APPLICATION INFORMATION: HARDWARE**


#### **PCB Pad Layout**

Suggested PCB pad layout guidelines for the TMB-6 (T) surface mount package, chipscale (CS) package, Dual Flat No-Lead (FN) surface mount package, and ChipLED-6 (CL) surface mount package are shown in Figure 19, Figure 20, Figure 21, and Figure 22.



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.

#### Figure 19. Suggested T Package PCB Layout




- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.

#### Figure 20. Suggested CS Package PCB Layout




TAOS059Q - NOVEMBER 2009



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.





- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.

#### Figure 22. Suggested CL Package PCB Layout






TAOS059Q - NOVEMBER 2009

#### PACKAGE CS

MECHANICAL DATA

**Six-Lead Chipscale Device** 



E. This drawing is subject to change without notice.

#### Figure 23. Package CS — Six-Lead Chipscale Packaging Configuration

Copyright © 2009, TAOS Inc.




TAOS059Q - NOVEMBER 2009

#### **MECHANICAL DATA**

#### **PACKAGE TMB-6**

#### **Six-Lead Surface Mount Device**



NOTES: A. All linear dimensions are in millimeters. Dimension tolerance is  $\pm$  0.20 mm unless otherwise noted.

- B. The photo-active area is 1398  $\mu m$  by 203  $\mu m.$
- C. Package top surface is molded with an electrically nonconductive clear plastic compound having an index of refraction of 1.55.
- D. Contact finish is 0.5 μm minimum of soft gold plated over a 18 μm thick copper foil pattern with a 5 μm to 9 μm nickel barrier.
   E. The underside of the package includes copper traces used to connect the pads during package substrate fabrication. Accordingly,
- exposed traces and vias should not be placed under the footprint of the TMB package in a PCB layout.
- F. This package contains no lead (Pb).
- G. This drawing is subject to change without notice.

### Figure 24. Package T — Six-Lead TMB Plastic Surface Mount Packaging Configuration





TAOS059Q - NOVEMBER 2009

**MECHANICAL DATA PACKAGE FN Dual Flat No-Lead TOP VIEW PIN OUT TOP VIEW** PIN 1 VDD 1 6 DATA 2000 ± 75 ADR 2 5 INT GND 3 4 CLK 2000 ± 75 **Photo-Active Area END VIEW** SIDE VIEW 650 ± 50  $203 \pm 8$ Seating Plane 650 ← ≁ 300 ± 50 **BOTTOM VIEW** PIN 1 750 ± 150 Lead Free

- NOTES: A. All linear dimensions are in micrometers. Dimension tolerance is  $\pm\,20\,\mu m$  unless otherwise noted.
  - B. The photo-active area is 1398  $\mu$ m by 203  $\mu$ m.
  - C. Package top surface is molded with an electrically nonconductive clear plastic compound having an index of refraction of 1.55.
  - D. Contact finish is copper alloy A194 with pre-plated NiPdAu lead finish.
  - E. This package contains no lead (Pb).
  - F. This drawing is subject to change without notice.

#### Figure 25. Package FN — Dual Flat No-Lead Packaging Configuration

Copyright © 2009, TAOS Inc.




TAOS059Q - NOVEMBER 2009

#### **MECHANICAL DATA**

#### **PACKAGE CL-6**

#### **Six-Lead Surface Mount Device**



NOTES: A. All linear dimensions are in millimeters. Dimension tolerance is  $\pm$  0.10 mm unless otherwise noted.

- B. The photo-active area is 1398  $\mu m$  by 203  $\mu m.$
- C. Package top surface is molded with an electrically nonconductive clear plastic compound having an index of refraction of 1.55.
- D. Contact finish is 0.1  $\mu$ m (minimum) to 1.0  $\mu$ m (maximum) of soft gold plated over a 15  $\mu$ m (minimum) to 30  $\mu$ m (maximum) thick
- copper foil pattern with a 3  $\mu$ m (minimum) to 15  $\mu$ m (maximum) nickel barrier.
- E. This package contains no lead (Pb).
- F. This drawing is subject to change without notice.

#### Figure 26. Package CL — Six-Lead ChipLED Plastic Surface Mount Packaging Configuration


The LUMENOLOGY ® Company



TAOS059Q - NOVEMBER 2009

**MECHANICAL DATA** 






- NOTES: A. All linear dimensions are in millimeters. Dimension tolerance is  $\pm$  0.10 mm unless otherwise noted.
  - B. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly.
  - C. Symbols on drawing  $A_o$ ,  $B_o$ , and  $K_o$  are defined in ANSI EIA Standard 481–B 2001.
  - D. Each reel is 178 millimeters in diameter and contains 3500 parts.
  - E. TAOS packaging tape and reel conform to the requirements of EIA Standard 481-B.
  - F. In accordance with EIA standard, device pin 1 is located next to the sprocket holes in the tape.
  - G. This drawing is subject to change without notice.

#### Figure 27. TSL2560/TSL2561 Chipscale Carrier Tape

Copyright © 2009, TAOS Inc.



TAOS059Q - NOVEMBER 2009



**MECHANICAL DATA** 

- B. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly.
- C. Symbols on drawing A<sub>o</sub>, B<sub>o</sub>, and K<sub>o</sub> are defined in ANSI EIA Standard 481–B 2001.
- D. Each reel is 178 millimeters in diameter and contains 1000 parts.
- E. TAOS packaging tape and reel conform to the requirements of EIA Standard 481-B.
- F. In accordance with EIA standard, device pin 1 is located next to the sprocket holes in the tape.
- G. This drawing is subject to change without notice.


The LUMENOLOGY ® Company

#### Figure 28. TSL2560/TSL2561 TMB Carrier Tape



TAOS059Q - NOVEMBER 2009

**MECHANICAL DATA** 



- NOTES: H. All linear dimensions are in millimeters. Dimension tolerance is  $\pm$  0.10 mm unless otherwise noted.
  - I. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly.
  - J. Symbols on drawing  $A_0$ ,  $B_0$ , and  $K_0$  are defined in ANSI EIA Standard 481–B 2001.
  - K. Each reel is 178 millimeters in diameter and contains 3500 parts.
  - L. TAOS packaging tape and reel conform to the requirements of EIA Standard 481-B.
  - M. In accordance with EIA standard, device pin 1 is located next to the sprocket holes in the tape.
  - N. This drawing is subject to change without notice.


Figure 29. TSL2560/TSL2561 FN Carrier Tape

Copyright © 2009, TAOS Inc.



TAOS059Q - NOVEMBER 2009

**MECHANICAL DATA** 



- D. Each reel is 178 millimeters in diameter and contains 2500 parts.
- E. TAOS packaging tape and reel conform to the requirements of EIA Standard 481-B.
- F. In accordance with EIA standard, device pin 1 is located next to the sprocket holes in the tape.
- G. This drawing is subject to change without notice.

#### Figure 30. TSL2560/TSL2561 CL Carrier Tape





TAOS059Q - NOVEMBER 2009


#### MANUFACTURING INFORMATION

The CS, T, FN, and CL packages have been tested and have demonstrated an ability to be reflow soldered to a PCB substrate. The process, equipment, and materials used in these test are detailed below.

The solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of product on a PCB. Temperature is measured on top of component. The components should be limited to a maximum of three passes through this solder reflow profile.

PARAMETER	REFERENCE	TSL2560/61
Average temperature gradient in preheating		2.5°C/sec
Soak time	t <sub>soak</sub>	2 to 3 minutes
Time above 217°C	t <sub>1</sub>	Max 60 sec
Time above 230°C	t <sub>2</sub>	Max 50 sec
Time above T <sub>peak</sub> –10°C	t <sub>3</sub>	Max 10 sec
Peak temperature in reflow	T <sub>peak</sub>	260° C (–0°C/+5°C)
Temperature gradient in cooling		Max –5°C/sec

Table 13.	TSL2560/61	Solder	<b>Reflow Profile</b>	
		Oblaci		



Copyright © 2009, TAOS Inc.



TAOS059Q - NOVEMBER 2009

#### MANUFACTURING INFORMATION

#### **Moisture Sensitivity**

Optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package molding compound. To ensure the package molding compound contains the smallest amount of absorbed moisture possible, each device is dry-baked prior to being packed for shipping. Devices are packed in a sealed aluminized envelope with silica gel to protect them from ambient moisture during shipping, handling, and storage before use.

The CS package has been assigned a moisture sensitivity level of MSL 2 and the devices should be stored under the following conditions:

Temperature Range	5°C to 50°C
Relative Humidity	60% maximum
Floor Life	1 year out of bag at ambient < 30°C / 60% RH

Rebaking will be required if the aluminized envelope has been open for more than 1 year. If rebaking is required, it should be done at 90°C for 3 hours.

The T, FN, and CL packages have been assigned a moisture sensitivity level of MSL 3 and the devices should be stored under the following conditions:

Temperature Range	5°C to 50°C
Relative Humidity	60% maximum
Total Time	6 months from the date code on the aluminized envelope — if unopened
Opened Time	168 hours or fewer

Rebaking will be required if the devices have been stored unopened for more than 6 months or if the aluminized envelope has been open for more than 168 hours. If rebaking is required, it should be done at 90°C for 4 hours.



TAOS059Q - NOVEMBER 2009

**PRODUCTION DATA** — information in this document is current at publication date. Products conform to specifications in accordance with the terms of Texas Advanced Optoelectronic Solutions, Inc. standard warranty. Production processing does not necessarily include testing of all parameters.

## LEAD-FREE (Pb-FREE) and GREEN STATEMENT

**Pb-Free (RoHS)** TAOS' terms *Lead-Free* or *Pb-Free* mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TAOS Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br)** TAOS defines *Green* to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

**Important Information and Disclaimer** The information provided in this statement represents TAOS' knowledge and belief as of the date that it is provided. TAOS bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TAOS has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TAOS and TAOS suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## NOTICE

Texas Advanced Optoelectronic Solutions, Inc. (TAOS) reserves the right to make changes to the products contained in this document to improve performance or for any other purpose, or to discontinue them without notice. Customers are advised to contact TAOS to obtain the latest product information before placing orders or designing TAOS products into systems.

TAOS assumes no responsibility for the use of any products or circuits described in this document or customer product design, conveys no license, either expressed or implied, under any patent or other right, and makes no representation that the circuits are free of patent infringement. TAOS further makes no claim as to the suitability of its products for any particular purpose, nor does TAOS assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS, INC. PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN CRITICAL APPLICATIONS IN WHICH THE FAILURE OR MALFUNCTION OF THE TAOS PRODUCT MAY RESULT IN PERSONAL INJURY OR DEATH. USE OF TAOS PRODUCTS IN LIFE SUPPORT SYSTEMS IS EXPRESSLY UNAUTHORIZED AND ANY SUCH USE BY A CUSTOMER IS COMPLETELY AT THE CUSTOMER'S RISK.

LUMENOLOGY, TAOS, the TAOS logo, and Texas Advanced Optoelectronic Solutions are registered trademarks of Texas Advanced Optoelectronic Solutions Incorporated.

Copyright © 2009, TAOS Inc.

