

# CY7C1061DV33

# 16-Mbit (1 M × 16) Static RAM

#### Features

- High speed □ t<sub>AA</sub> = 10 ns
- Low active power □ I<sub>CC</sub> = 175 mA at 100 MHz
- Low CMOS standby power □ I<sub>SB2</sub> = 25 mA
- Operating voltages of 3.3 ± 0.3 V
- 2.0 V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free 54-pin TSOP II and 48-ball VFBGA packages
- Offered in single CE and dual CE options

# **Functional Description**

The CY7C1061DV33 is a high performance CMOS Static RAM organized as 1,048,576 words by 16 bits.


To write to the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$ <u>HIGH</u>) and Write Enable ( $\overline{WE}$ ) input LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take <u>Chip</u> Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) <u>and</u> Output Enable ( $\overline{OE}$ ) LOW <u>while</u> forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified <u>by the</u> address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 11 for a complete description of Read and Write modes.

The input or output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are <u>placed</u> in a high impedance state when the device is deselected ( $\overline{CE_1}$  HIGH/ $\overline{CE_2}$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), the BHE and <u>BLE</u> are disabled (BHE, BL<u>E</u> HIGH), or during a write operation ( $\overline{CE_1}$  LOW, CE<sub>2</sub> HIGH, and WE LOW).

The CY7C1061DV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and 48-ball VFBGA packages.

For a complete list of related documentation, click here.



# Logic Block Diagram

Cypress Semiconductor Corporation • Document Number: 38-05476 Rev. \*I

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 19, 2014



# CY7C1061DV33

### Contents

Selection Guide	3
Pin Configurations	3
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	5
Capacitance	6
Thermal Resistance	6
AC Test Loads and Waveforms	6
AC Switching Characteristics	7
Data Retention Characteristics	
Over the Operating Range	8
Data Retention Waveform	
Switching Waveforms	8
Truth Table	

Truth Table	
Ordering Information Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	. 15
Units of Measure	. 15
Document History Page	. 16
Sales, Solutions, and Legal Information	.17
Worldwide Sales and Design Support	
Products	. 17
PSoC Solutions	. 17



#### **Selection Guide**

Description	-10	Unit
Maximum access time	10	ns
Maximum operating current	175	mA
Maximum CMOS standby current	25	mA

# **Pin Configurations**






Figure 1. 48-ball VFBGA (8 × 9.5 × 1 mm) Dual Chip Enable (-BVXI) (Top View) <sup>[1, 2]</sup>





#### Notes

1. NC pins are not connected on the die.

2. In BVXI package, ball H6 is MSB address A19 and ball G2 is NC; in BVJXI package, ball H6 is NC and ball G2 is MSB address A19.



### Pin Configurations (continued)





Figure 3. 48-ball VFBGA (8 × 9.5 × 1 mm) Single Chip Enable (-BV1XI) (Top View) <sup>[3, 4]</sup>



	-		-	
I/O <sub>12</sub>	□ 1	54	Þ	I/O <sub>11</sub>
$V_{CC}$	2	53		$V_{SS}$
I/O <sub>13</sub>	3	52	b	I/O <sub>10</sub>
I/O <sub>14</sub>	4	51	Þ	I/O <sub>9</sub>
V <sub>SS</sub>	5	50		$V_{CC}$
I/O <sub>15</sub>	6	49		I/O <sub>8</sub>
A <sub>4</sub>	7	48	Þ	A <sub>5</sub>
A <sub>3</sub>	8	47	Þ	A <sub>6</sub>
A <sub>2</sub>	9	46	Ь	A <sub>7</sub>
A <sub>1</sub>	10	45	b	A <sub>8</sub>
A <sub>0</sub>	L 11	44	Þ	A <sub>9</sub>
BHE	12	43	Þ	NC
CE <sub>1</sub>	13	42	Þ	OE
V <sub>CC</sub>	14	41	Þ	$V_{SS}$
WE	15	40	P	NC
CE2	16	39	р	BLE
A <sub>19</sub>	17	38	P	A <sub>10</sub>
A <sub>18</sub>	18	37		A <sub>11</sub>
A <sub>17</sub>	19	36		A <sub>12</sub>
A <sub>16</sub>	20	35	Е	A <sub>13</sub>
A <sub>15</sub>	21	34	Р	A <sub>14</sub>
I/O <sub>0</sub>	_ 22	33	Н	I/O <sub>7</sub>
V <sub>CC</sub>	23	32	Е	$V_{SS}$
I/O <sub>1</sub>	24	31	Н	I/O <sub>6</sub>
I/O <sub>2</sub>	25	30	Ц	I/O <sub>5</sub>
V <sub>SS</sub>	26	29	Н	$V_{CC}$
I/O <sub>3</sub>	27	28	μ	I/O <sub>4</sub>

Notes

3. NC pins are not connected on the die.

4. In BV1XI package, ball A6 is NC, ball H6 is NC and ball G2 is MSB address A19. BV1XI package has only single Chip Enable (CE).



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature	–65 °C to +150 °C
Ambient Temperature with Power Applied	–55 °C to +125 °C
Supply Voltage on $V_{CC}$ relative to GND <sup>[5]</sup>	–0.5 V to +4.6 V
DC Voltage Applied to Outputs in High Z State <sup>[5]</sup>	–0.5 V to V <sub>CC</sub> + 0.5 V

DC Input Voltage <sup>[5]</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001 V
Latch Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$

# **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	-10		Unit
	Description	Test conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$V_{CC}$ = Min, I <sub>OH</sub> = -4.0 mA	2.4	-	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	-	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage [5]	-	-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$	-1	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_{OUT} \leq V_{CC}$ , Output disabled	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC}$ = Max, f = f <sub>MAX</sub> = 1/t <sub>RC</sub> , l <sub>OUT</sub> = 0 mA, CMOS levels	-	175	mA
I <sub>SB1</sub>	Automatic CE power down current – TTL inputs	$\begin{array}{l} \text{Max } V_{CC}, \ \overline{CE}_1 \geq V_{IH}, \ CE_2 \leq V_{IL}, \\ V_{IN} \geq V_{IH} \ \text{or} \ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$	-	30	mA
I <sub>SB2</sub>	Automatic CE power down current – CMOS inputs	$\begin{array}{l} \mbox{Max V}_{CC}, \ \overline{CE}_1 \geq V_{CC} - 0.3 \ \mbox{V}, \ CE_2 \leq 0.3 \ \mbox{V}, \\ \ V_{IN} \geq V_{CC} - 0.3 \ \mbox{V}, \ \mbox{or V}_{IN} \leq 0.3 \ \mbox{V}, \ \mbox{f} = 0 \end{array}$	-	25	mA




### Capacitance


Parameter [6]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	6	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	10	pF

#### **Thermal Resistance**

Parameter [6]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	24.18	28.37	°C/W
ΘJC	Thermal resistance (junction to case)		5.40	5.79	°C/W

### **AC Test Loads and Waveforms**





- 6. Tested initially and after any design or process changes that may affect these parameters.
   7. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0 V). 100 μs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation begins including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0 V) voltage.



# **AC Switching Characteristics**

Over the Operating Range

Parameter <sup>[8]</sup>	Description	-	-10	
Parameter 19	Description		Мах	Unit
Read Cycle		·		
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[9]</sup>	100	-	μS
t <sub>RC</sub>	Read cycle time	10	-	ns
t <sub>AA</sub>	Address to data valid	-	10	ns
t <sub>OHA</sub>	Data hold from address change	3	-	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to data valid	-	10	ns
t <sub>DOE</sub>	OE LOW to data valid	-	5	ns
t <sub>LZOE</sub>	OE LOW to low Z <sup>[10]</sup>	1	-	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[10]</sup>	_	5	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to low Z <sup>[10]</sup>	3	-	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to high Z <sup>[10]</sup>	_	5	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to power-up <sup>[11]</sup>	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to power-down <sup>[11]</sup>	_	10	ns
t <sub>DBE</sub>	Byte enable to data valid	_	5	ns
t <sub>LZBE</sub>	Byte enable to low Z	1	-	ns
t <sub>HZBE</sub>	Byte disable to high Z	_	5	ns
Write Cycle [12	, 13]	·		
t <sub>WC</sub>	Write cycle time	10	-	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to write end	7	-	ns
t <sub>AW</sub>	Address setup to write end	7	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	7	-	ns
t <sub>SD</sub>	Data setup to write end	5.5	-	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[10]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[10]</sup>	_	5	ns
t <sub>BW</sub>	Byte Enable to End of Write	7	-	ns

Notes

11. These parameters are guaranteed by design and are not tested.

12. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . Chip enables must be active and  $\overline{WE}$  and byte enables must be LOW to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

13. The minimum write cycle time for Write Cycle No. 2 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

<sup>8.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in part (a) of Figure 5 on page 6, unless specified otherwise.
9. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.
10. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZXWE</sub>, t<sub>HZDE</sub>, t<sub>LZOE</sub>, t<sub>LZCE</sub>, t<sub>LZWE</sub>, and t<sub>LZBE</sub> are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 6. Transition is measured ±200 mV from steady state voltage.
14. There a prove the minimum and the transition of the transi




### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention	-	2	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = 2 \text{ V}, \overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}, CE_2 \le 0.2 \text{ V}, V_{IN} \ge V_{CC} - 0.2 \text{ V} \text{ or } V_{IN} \le 0.2 \text{ V}$	_	25	mA
t <sub>CDR</sub> <sup>[14]</sup>	Chip deselect to data retention time	_	0	_	ns
t <sub>R</sub> <sup>[15]</sup>	Operation recovery time	-	t <sub>RC</sub>	-	ns


### **Data Retention Waveform**

Figure 6. Data Retention Waveform <sup>[16]</sup>



#### Switching Waveforms





#### Notes

- 14. Tested initially and after any design or process changes that may affect these parameters.
- 13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(rain.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.
  15. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(rain.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.
  16. Eor all packages except -BV1XI, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH. For -BV1XI package, CE refers to CE.
  17. The device is continuously selected. OE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>.
  18. WE is HIGH for read cycle.



#### Switching Waveforms (continued)





Figure 8. Read Cycle No. 2 (OE Controlled) <sup>[19, 20, 21]</sup>

Figure 9. Write Cycle No. 1 (CE Controlled) <sup>[19, 22, 23]</sup>



#### Notes

19. For all packages except -BV1XI, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH. For -BV1XI package, CE refers to CE.

20. WE is HIGH for read cycle.

- 21. Address valid before or similar to  $\overline{CE}$  transition LOW. 22. Data I/O is high impedance if  $\overline{OE}$ , <u>BHE</u>, and/or <u>BLE</u> = V<sub>IH</sub>. 23. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



### Switching Waveforms (continued)





Figure 10. Write Cycle No. 2 (WE Controlled, OE LOW) <sup>[24, 25, 26]</sup>


Figure 11. Write Cycle No. 3 (BLE or BHE Controlled) <sup>[24]</sup>



Notes

26. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

<sup>24.</sup> For all packages except -BV1XI,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW, CE is HIGH. For -BV1XI package,  $\underline{CE}$  refers to  $\underline{CE}$ . 25. Data I/O is high impedance if  $\overline{OE}$ . BHE, and/or BLE = V<sub>IH</sub>.





# **Truth Table**

For all packages except -BV1XI

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
L	Н	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Н	Data out	High Z	Read lower bits only	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	L	High Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Н	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Н	Х	L	L	Н	Data in	High Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Н	Х	L	Н	L	High Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

### **Truth Table**

For -BV1XI package only


CE	OE	WE	BLE	BHE	1/0 <sub>0</sub> -1/0 <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data out	High Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data in	High Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1061DV33-10ZSXI	51-85160	54-pin TSOP II (22.4 × 11.84 × 1.0 mm) (Pb-free)	Industrial
	CY7C1061DV33-10BVXI	51-85178	48-ball VFBGA (8 × 9.5 × 1 mm) (Pb-free) (Dual Chip Enable)	
	CY7C1061DV33-10BVJXI		48-ball VFBGA (8 × 9.5 × 1 mm) (Pb-free) (Dual Chip Enable - JEDEC compatible)	
	CY7C1061DV33-10BV1XI		48-ball VFBGA (8 × 9.5 × 1 mm) (Pb-free) (Single Chip Enable)	


#### **Ordering Code Definitions**





### **Package Diagrams**

Figure 12. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160



51-85160 \*E

# 54 Lead TSOP TYPE II - STANDARD



### Package Diagrams (continued)





Figure 13. 48-ball VFBGA (8 × 9.5 × 1.0 mm) BV48B Package Outline, 51-85178



51-85178 \*C





# Acronyms

Acronym	Description				
BHE	byte high enable				
BLE	byte low enable				
CE chip enable					
CMOS	complementary metal oxide semiconductor				
I/O	input/output				
OE	output enable				
SRAM	static random access memory				
TSOP	thin small outline package				
TTL	transistor-transistor logic				
VFBGA	very fine-pitch ball gird array				
WE	write enable				

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μA	microampere				
μS	microsecond				
mA	milliampere				
mm	millimeter				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				





# **Document History Page**

#### Document Title: CY7C1061DV33, 16-Mbit (1 M × 16) Static RAM Document Number: 38-05476

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	See ECN	Advance data sheet for C9 IPP
*A	233748	RKF	See ECN	AC, DC parameters are modified as per EROS (Specification number 01-2165) Added Pb-free devices in the Ordering Information
*В	469420	NXR	See ECN	Converted from Advance Information to Preliminary Corrected typo in the Document Title Removed –8 and –12 speed bins from product offering Removed Commercial Operating Range Changed 2G-Ball of FBGA and pin 40 of TSOPII from DNU to NC Included the Maximum ratings for Static Discharge Voltage and Latch Up Current on page 3 Changed I <sub>CC(Max)</sub> from 220 mA to 125 mA Changed I <sub>SB1(Max)</sub> from 70 mA to 30 mA Changed I <sub>SB2(Max)</sub> from 40 mA to 25 mA Specified the Overshoot specification in footnote 1. Updated the Ordering Information Table
*C	499604	NXR	See ECN	Added note 1 for NC pins Updated Test Condition for I <sub>CC</sub> in DC Electrical Characteristics table Updated the 48-Ball FBGA Package
*D	1462583	VKN / AESA	See ECN	Converted from preliminary to final Changed I <sub>CC</sub> specification from 125 mA to 175 mA Updated thermal specs
*E	2704415	VKN / PYRS	05/11/09	Included 48 FBGA -BVJXI package Added footnote #2
*F	3109102	AJU	12/13/2010	Added Ordering Code Definitions. Updated Package Diagrams.
*G	3126531	PRAS	01/03/2011	Added 48-ball VFBGA Single Chip Enable package. Updated Ordering Information. Added Acronyms.
*H	3414708	TAVA	10/19/2011	Updated Features. Updated DC Electrical Characteristics. Updated Switching Waveforms. Updated Package Diagrams. Added Units of Measure. Updated in new template.
*	4574311	TAVA	11/19/2014	Added related documentation hyperlink in page 1. Updated the following figures in Package Diagrams: Figure 12 (spec 51-85160 *C to *E) and Figure 13 (spec 51-85178 *A to *C).



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05476 Rev. \*I

Revised November 19, 2014

All products and company names mentioned in this document may be the trademarks of their respective holders.