

16-Mbit (512 K × 32) Static RAM

Features

- High speed

 □ t_{AA} = 10 ns
- Low active power
 □ I_{CC} = 175 mA at 100 MHz
- Low complementary metal oxide semiconductor (CMOS) standby power
 - \Box I_{SB2} = 25 mA
- Operating voltages of 3.3 ± 0.3 V
- 2.0 V data retention
- Automatic power down when deselected
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 features
- Available in Pb-free 119-ball plastic ball grid array (PBGA) package

Functional Description

The CY7C1062DV33 is a high performance CMOS Static RAM organized as 524,288 words by 32 bits.


To write to the device, take Chip Enables (\overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 LOW) and Write Enable (\overline{WE}) input LOW. If Byte Enable A (\overline{B}_A) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$) is written into the location specified on the address pins (A_0 through A₁₈). If Byte Enable B (\overline{B}_B) is LOW, then data from I/O pins (I/O $_8$ through I/O₁₅) is written into the location specified on the address pins (A_0 through A₁₈). Likewise, \overline{B}_C and \overline{B}_D correspond with the I/O pins I/O₁₆ to I/O₂₃ and I/O₂₄ to I/O₃₁, respectively.

To read from the device, take Chip Enables (\overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 LOW) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If the first \overline{B}_A is LOW, then data from the memory location specified by the address pins appear on I/O $_0$ to I/O $_7$. If \overline{B}_B is LOW, then data from memory appears on I/O $_8$ to I/O $_1$ 5. Likewise, \overline{B}_c and \overline{B}_D correspond to the third and fourth bytes. See Truth Table on page 10 for a complete description of read and write modes.

The input and output pins (I/O $_0$ through I/O $_{31}$) are placed in a high impedance state when the device is deselected (CE $_1$, CE $_2$, or CE $_3$ HIGH), the outputs are disabled (OE HIGH), the byte selects are disabled (BA-D HIGH), or during a write operation (CE $_1$, CE $_2$ and CE $_3$ LOW and WE LOW).

For a complete list of related documentation, click here.

Logic Block Diagram





Contents

| Selection Guide | 3 |
|--------------------------------|---|
| Pin Configuration | 3 |
| Maximum Ratings | |
| Operating Range | |
| DC Electrical Characteristics | |
| Capacitance | 5 |
| Thermal Resistance | |
| AC Test Loads and Waveforms | 5 |
| AC Switching Characteristics | 6 |
| Data Retention Characteristics | |
| Over the Operating Range | |
| Data Retention Waveform | |
| Switching Waveforms | |
| Truth Table | |

| Ordering Information | 11 |
|---|----|
| Ordering Code Definitions | 11 |
| Package Diagram | |
| Acronyms | 13 |
| Document Conventions | 13 |
| Units of Measure | 13 |
| Document History | 14 |
| Sales, Solutions, and Legal Information | 15 |
| Worldwide Sales and Design Support | 15 |
| Products | 15 |
| PSoC Solutions | 15 |



Selection Guide

| Description | -10 | Unit |
|------------------------------|-----|------|
| Maximum access time | 10 | ns |
| Maximum operating current | 175 | mA |
| Maximum CMOS standby current | 25 | mA |

Pin Configuration

Figure 1. 119-ball PBGA (Top View) [1]

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|-------------------|----------|------------------|-----------------|-----------------|----------------|-------------------|
| Α | I/O ₁₆ | Α | Α | Α | Α | Α | I/O ₀ |
| В | I/O ₁₇ | Α | Α | CE ₁ | Α | Α | I/O ₁ |
| С | I/O ₁₈ | Bc | CE ₂ | NC | CE ₃ | B _a | I/O ₂ |
| D | I/O ₁₉ | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | I/O ₃ |
| E | I/O ₂₀ | V_{SS} | V_{DD} | V_{SS} | V_{DD} | V_{SS} | I/O ₄ |
| F | I/O ₂₁ | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | I/O ₅ |
| G | I/O ₂₂ | V_{SS} | V_{DD} | V_{SS} | V_{DD} | V_{SS} | I/O ₆ |
| Н | I/O ₂₃ | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | I/O ₇ |
| J | NC | V_{SS} | V_{DD} | V_{SS} | V_{DD} | V_{SS} | NC |
| K | I/O ₂₄ | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | I/O ₈ |
| L | I/O ₂₅ | V_{SS} | V_{DD} | V_{SS} | V_{DD} | V_{SS} | I/O ₉ |
| M | I/O ₂₆ | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | I/O ₁₀ |
| N | I/O ₂₇ | V_{SS} | V_{DD} | V_{SS} | V_{DD} | V_{SS} | I/O ₁₁ |
| Р | I/O ₂₈ | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | I/O ₁₂ |
| R | I/O ₂₉ | Α | \overline{B}_d | NC | B _b | Α | I/O ₁₃ |
| Т | I/O ₃₀ | Α | Α | WE | Α | Α | I/O ₁₄ |
| U | I/O ₃₁ | Α | Α | ŌE | Α | Α | I/O ₁₅ |

Note
1. NC pins are not connected on the die.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage temperature—65 °C to +150 °C Ambient temperature with Supply voltage on V_{CC} relative to GND $^{[2]}$ –0.5 V to +4.6 V

| DC input voltage [2] | 0.5 V to V _{CC} + 0.5 V |
|---|----------------------------------|
| Current into outputs (LOW) | 20 mA |
| Static discharge voltage (MIL-STD-883, method 3015) | >2001 V |
| Latch-up current | >200 mA |

Operating Range

| Range | Ambient Temperature | V _{CC} | | |
|------------|---------------------|-------------------|--|--|
| Industrial | –40 °C to +85 °C | $3.3~V \pm 0.3~V$ | | |

DC Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions [3] | -1 | Unit | |
|------------------|---|--|------------|-----------------------|-------|
| Parameter | Description | rest conditions (1) | Min | Max | Oilit |
| V _{OH} | Output HIGH voltage | Min V_{CC} , $I_{OH} = -4.0 \text{ mA}$ | 2.4 | _ | V |
| V _{OL} | Output LOW voltage | Min V _{CC} , I _{OL} = 8.0 mA | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | | 2.0 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW voltage [2] | | -0.3 | 0.8 | V |
| I _{IX} | Input leakage current | $GND \le V_{IN} \le V_{CC}$ | -1 | +1 | μА |
| I _{OZ} | Output leakage current | $GND \le V_{OUT} \le V_{CC}$, output disabled | – 1 | +1 | μΑ |
| Icc | V _{CC} operating supply current | V_{CC} = Max, f = f _{MAX} = 1/t _{RC} , I _{OUT} = 0 mA, CMOS levels | _ | 175 | mA |
| I _{SB1} | Automatic CE power-down current – TTL Inputs | Max V_{CC} , $\overline{CE} \ge V_{IH}$, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$ | _ | 30 | mA |
| I _{SB2} | Automatic CE power-down current – CMOS Inputs | Max V_{CC} , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$, $V_{IN} \ge V_{CC} - 0.3 \text{ V}$, or $V_{IN} \le 0.3 \text{ V}$, f = 0 | - | 25 | mA |

Notes

Page 4 of 15 Document Number: 38-05477 Rev. *I

^{2.} $V_{IL(min)} = -2.0 \text{ V}$ and $V_{IH(max)} = V_{CC} + 2 \text{ V}$ for pulse durations of less than 20 ns.
3. \overline{CE} indicates a combination of all three chip enables. When active LOW, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 LOW. When HIGH, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 HIGH.



Capacitance

| Parameter [4] | Description | Test Conditions | Max | Unit |
|------------------|-------------------|---|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$ | 8 | pF |
| C _{OUT} | I/O capacitance | | 10 | pF |


Thermal Resistance


| Parameter [4] | Description | Test Conditions | 119-ball PBGA | Unit |
|-------------------|--|--|---------------|------|
| Θ_{JA} | Thermal resistance (Junction to ambient) | Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board. | 20.31 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (Junction to case) | | 8.35 | °C/W |

AC Test Loads and Waveforms

components of the test environment

Figure 2. AC Test Loads and Waveforms [5]





Notes

^{4.} Tested initially and after any design or process changes that may affect these parameters.

Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD}, (3.0 V). 100 μs (t_{power}) after reaching the minimum operating V_{DD}, normal SRAM operation begins including reduction in V_{DD} to the data retention (V_{CCDR}, 2.0 V) voltage.



AC Switching Characteristics

Over the Operating Range

| Parameter [6] | Description | -1 | 10 | Unit |
|--------------------|--|-----|-----|------|
| Parameter 191 | Description | Min | Max | Unit |
| Read Cycle | | • | | • |
| t _{power} | V _{CC} (typical) to the first access ^[7] | 100 | _ | μS |
| t _{RC} | Read cycle time | 10 | _ | ns |
| t _{AA} | Address to data valid | - | 10 | ns |
| t _{OHA} | Data hold from address change | 3 | _ | ns |
| t _{ACE} | CE Active LOW to data valid [8] | - | 10 | ns |
| t _{DOE} | OE LOW to data valid | - | 5 | ns |
| t _{LZOE} | OE LOW to low Z [9] | 1 | _ | ns |
| t _{HZOE} | OE HIGH to high Z [9] | - | 5 | ns |
| t _{LZCE} | CE Active LOW to low Z [8, 9] | 3 | _ | ns |
| t _{HZCE} | CE Deselect HIGH to high Z [8, 9] | _ | 5 | ns |
| t _{PU} | CE Active LOW to power-up [8, 10] | 0 | _ | ns |
| t _{PD} | CE Deselect HIGH to power-down [8, 10] | _ | 10 | ns |
| t _{DBE} | Byte enable to data valid | | 5 | ns |
| t _{LZBE} | Byte enable to low Z [9] | 1 | _ | ns |
| t _{HZBE} | Byte disable to high Z ^[9] | _ | 5 | ns |
| Write Cycle [11 | , 12] | - | | |
| t _{WC} | Write cycle time | 10 | _ | ns |
| t _{SCE} | CE Active LOW to write end [8] | 7 | _ | ns |
| t _{AW} | Address setup to write end | 7 | _ | ns |
| t _{HA} | Address hold from write end | 0 | _ | ns |
| t _{SA} | Address setup to write start | 0 | _ | ns |
| t _{PWE} | WE pulse width | 7 | _ | ns |
| t _{SD} | Data setup to write end | 5.5 | _ | ns |
| t _{HD} | Data hold from write end | 0 | _ | ns |
| t _{LZWE} | WE HIGH to low Z [9] | 3 | _ | ns |
| t _{HZWE} | WE LOW to high Z [9] | _ | 5 | ns |
| t _{BW} | Byte enable to end of write | 7 | _ | ns |

Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading as shown in (a) of Figure 2 on page 5, unless specified otherwise. $\underline{t}_{\underline{\underline{D}}\underline{W}\underline{E}\underline{R}}$ gives the minimum amount of time that the power supply is at typical $V_{\underline{C}\underline{C}}$ values $\underline{\underline{u}}\underline{n}\underline{t}\underline{l}$ the first memory access is performed. $\underline{C}\underline{E}\underline{l}$ indicates a combination of all three chip enables. When active LOW, $\underline{C}\underline{E}$ indicates the $\underline{C}\underline{E}\underline{l}$, $\underline{C}\underline{E}\underline{l}$, and $\underline{C}\underline{E}\underline{l}$ LOW. When HIGH, $\underline{C}\underline{E}$ indicates the $\underline{C}\underline{E}\underline{l}$, $\underline{C}\underline{E}\underline{l}$, or $\underline{C}\underline{E}\underline{l}$.

- $t_{HZOE}, t_{HZCE}, t_{HZWE}, t_{LZOE}, t_{LZOE}, t_{LZOE}, t_{LZWE}, \text{ and } t_{LZBE} \text{ are specified with a load capacitance of 5 pF as in (b) of Figure 2 on page 5.} \\$ Transition is measured $\pm 200 \text{ mV}$ from steady state voltage.
- 10. These parameters are guaranteed by design and are not tested.
 11. The internal write time of the memory is defined by the overlap of CE₁ LOW, CE₂ LOW, CE₃ LOW and WE LOW. Chip enables must be active and WE must be LOW to initiate a write, and the transition of any of these signals terminate the write. The input data setup and hold timing are referenced to the leading edge of the signal that terminates the write.
- 12. The minimum write cycle time for Write Cycle No.2 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions [13] | Min | Typ ^[14] | Max | Unit |
|----------------------------------|--------------------------------------|--|-----------------|---------------------|-----|------|
| V_{DR} | V _{CC} for data retention | | 2 | - | - | V |
| I _{CCDR} | Data retention current | $V_{CC} = 2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$ | _ | _ | 25 | mA |
| t _{CDR} ^[15] | Chip deselect to data retention time | | 0 | - | _ | ns |
| t _R ^[16] | Operation recovery time | | t _{RC} | - | _ | ns |


Data Retention Waveform

Figure 3. Data Retention Waveform



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [17, 18]



^{13.} CE indicates a combination of all three chip enables. When active LOW, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ HIGH 14. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{\text{CC}} = V_{\text{CC}(\text{typ})}$, $T_{\text{A}} = 25\,^{\circ}\text{C}$.

^{15.} Tested initially and after any design or process changes that affects these parameters.

^{16.} Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 50 μs or stable at V_{CC(min)} ≥ 50 μs. 17. Device is continuously selected. OE, CE, B_A, B_B, B_C, B_D = V_{IL}. 18. WE is HIGH for read cycle.



Switching Waveforms (continued)

Figure 5. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled) [19, 20, 21]





Figure 6. Write Cycle No. 1 (CE Controlled) [19, 21, 22, 23]



- Notes

 19. $\overline{\text{CE}}$ indicates a combination of all three chip enables. When active LOW, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}_3$ indicates the $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}_3$ indicates the $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}_3$ indicates the $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}_3$ indicates the $\overline{\text{C$



Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[24,\ 25,\ 26,\ 27]}$





Figure 8. Write Cycle No. 3 (\overline{B}_A , \overline{B}_B , \overline{B}_C , \overline{B}_D Controlled) [24]



- Notes
 24. \overline{CE} indicates a combination of all three chip enables. When active LOW, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 LOW. When HIGH, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 HIGH.

- 25. Address valid before or similar to \overline{CE} transition LOW.

 26. Data I/O is high impedance if \overline{OE} or $\overline{B_A}$, $\overline{B_B}$, $\overline{B_C}$, $\overline{B_D}$ = V_{IH} .

 27. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high impedance state.



Truth Table


| CE ₁ | CE ₂ | CE ₃ | ŌĒ | WE | \overline{B}_{A} | \overline{B}_{B} | B _c | B _D | I/O ₀ –I/O ₇ | I/O ₈ -I/O ₁₅ | I/O ₁₆ -I/O ₂₃ | I/O ₂₄ -I/O ₃₁ | Mode | Power |
|-----------------|-----------------|-----------------|----|----|--------------------|--------------------|----------------|----------------|------------------------------------|-------------------------------------|--------------------------------------|--------------------------------------|----------------------------------|--------------------|
| Н | Х | Х | Х | Х | Х | Х | Х | Х | High Z | High Z | High Z | High Z | power-down | (I _{SB}) |
| Х | Ι | Х | Х | Х | Х | Х | X | X | High Z | High Z | High Z | High Z | power-down | (I_{SB}) |
| Х | Х | Н | Х | Х | Х | Х | Х | Х | High Z | High Z | High Z | High Z | power-down | (I _{SB}) |
| L | L | L | L | Н | L | L | L | L | Data out | Data out | Data out | Data out | Read all bits | (I _{CC}) |
| L | L | L | L | Н | L | Η | Н | I | Data out | High Z | High Z | High Z | Read byte A bits only | (I _{CC}) |
| L | L | L | L | Н | Н | L | Н | Η | High Z | Data out | High Z | High Z | Read byte B bits only | (I _{CC}) |
| L | L | L | L | Н | Н | Н | L | I | High Z | High Z | Data out | High Z | Read byte C bits only | (I _{CC}) |
| L | L | L | L | Н | Н | Н | Н | L | High Z | High Z | High Z | Data out | Read Byte D bits only | (I _{CC}) |
| L | L | L | Х | L | L | L | L | L | Data in | Data in | Data in | Data in | Write all bits | (I _{CC}) |
| L | L | L | Х | L | L | Н | Н | I | Data in | High Z | High Z | High Z | Write byte A bits only | (I _{CC}) |
| L | L | L | Х | L | Н | L | Н | Н | High Z | Data in | High Z | High Z | Write byte B bits only | (I _{CC}) |
| L | L | L | Х | L | Н | Н | L | Η | High Z | High Z | Data in | High Z | Write byte C bits only | (I _{CC}) |
| L | L | L | Х | L | Н | Н | Н | L | High Z | High Z | High Z | Data in | Write byte D bits only | (I _{CC}) |
| L | L | L | Н | Н | Х | Х | Х | Х | High Z | High Z | High Z | High Z | Selected, outputs disabled | (I _{CC}) |
| L | L | L | Х | Х | Н | Н | Н | Н | High Z | High Z | High Z | High Z | Selected, outputs disabled | (I _{CC}) |



Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|---------------------|--------------------|---|-----------------|
| 10 | CY7C1062DV33-10BGI | 51-85115 | 119-ball Plastic Ball Grid Array (14 × 22 × 2.4 mm) | Industrial |
| | CY7C1062DV33-10BGXI | | 119-ball Plastic Ball Grid Array (14 × 22 × 2.4 mm) (Pb-free) | |


Ordering Code Definitions






Package Diagram

Figure 9. 119-ball PBGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115





51-85115 *D



Acronyms

| Acronym | Description | | |
|---------|---|--|--|
| CE | chip enable | | |
| CMOS | complementary metal oxide semiconductor | | |
| I/O | input/output | | |
| OE | output enable | | |
| PBGA | plastic ball grid array | | |
| SRAM | static random access memory | | |
| TTL | transistor-transistor logic | | |
| WE | write enable | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | |
|--------|-----------------|--|--|
| °C | degree Celsius | | |
| MHz | megahertz | | |
| μΑ | microampere | | |
| μS | microsecond | | |
| mA | milliampere | | |
| ns | nanosecond | | |
| Ω | ohm | | |
| % | percent | | |
| pF | picofarad | | |
| V | volt | | |
| W | watt | | |



Document History

| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change | |
|------|---------|--------------------|--------------------|---|--|
| ** | 201560 | SWI | See ECN | Advance data sheet for C9 IPP | |
| *A | 233748 | RKF | See ECN | AC, DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in the Ordering Information | |
| *B | 469420 | NXR | See ECN | Converted from Advance Information to Preliminary Removed –8 and –12 speed bins from product offering Removed Commercial operating Range Changed J7 Ball of PBGA from DNU to NC in the pinout diagram Included the Maximum ratings for Static Discharge Voltage and Latch Up Current on page 2 Changed I _{CC(Max)} from 220 mA to 150 mA Changed I _{SB1(Max)} from 70 mA to 30 mA Changed I _{SB2(Max)} from 40 mA to 25 mA Specified the Overshoot specification in footnote 1 Changed t _{SD} from 5.5 ns to 5 ns Added Data Retention Characteristics table and waveform on page 5. Updated the 48-pin FBGA package Updated the Ordering Information Table | |
| *C | 499604 | NXR | See ECN | Added note 1 for NC pins Updated Test Condition for I_{CC} in DC Electrical Characteristics table Added note for t_{ACE} , t_{LZCE} , t_{PLCE} , t_{PD} , and t_{SCE} in AC Switching Characteristics Table on page 4 | |
| *D | 1462583 | VKN / AESA | See ECN | Converted from preliminary to final Updated block diagram Changed I _{CC} spec from 150 mA to 175 mA Updated thermal specs | |
| *E | 2541850 | VKN / PYRS | 07/22/08 | Added -10BGI part in the Ordering Information table | |
| *F | 3109102 | AJU | 12/13/2010 | Added Ordering Code Definitions. Updated Package Diagram. | |
| *G | 3137613 | PRAS | 01/13/2011 | Added Acronyms and Units of Measure. Updated datasheet as per template Updated all footnotes sequentially | |
| *H | 3416006 | TAVA | 10/20/2011 | Updated Features. Updated DC Electrical Characteristics. Updated Switching Waveforms. Updated in new template. | |
| * | 4574311 | TAVA | 11/19/2014 | Added related documentation hyperlink in page 1. Updated Figure 9 in Package Diagram (spec 51-85115 *C to *D). | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.