



Features

- Temperature ranges:
 - □ Commercial: 0 °C to 70 °C
 □ Industrial: -40 °C to 85 °C
 □ Automotive-A: -40 °C to 85 °C
- High speed ☐ 55 ns
- CMOS for optimum speed/power
- Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- Available in Pb-free 28-pin SNC package

Functional Description


The CY6264 is a high-performance CMOS static RAM organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ($\overline{\text{CE}}_1$), an active HIGH chip enable ($\overline{\text{CE}}_2$), and active LOW output enable ($\overline{\text{OE}}$) and three-state drivers. Both devices have an automatic power-down feature ($\overline{\text{CE}}_1$), reducing the power consumption by over 70% when deselected. The CY6264 is packaged in a 450-mil (300-mil body) SOIC.

An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When \overline{CE}_1 and \overline{WE} inputs are both LOW and \overline{CE}_2 is HIGH, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₂). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE}_1 and \overline{OE} active LOW, \overline{CE}_2 active HIGH, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to ensure alpha immunity.

For a complete list of related documentation, click here.

Logic Block Diagram





Contents

| Pin Configuration | 3 |
|-----------------------------------|----|
| Selection Guide | 3 |
| Maximum Ratings | 4 |
| Operating Range | 4 |
| Electrical Characteristics | 4 |
| Capacitance | 5 |
| AC Test Loads and Waveforms | |
| Switching Characteristics | 6 |
| Switching Waveforms | 7 |
| Typical DC and AC Characteristics | |
| Truth Table | |
| Address Designators | 11 |
| Ordering Information | |
| Ordering Code Definitions | |
| | |

| Package Diagram | 13 |
|---|----|
| Acronyms | 14 |
| Document Conventions | 14 |
| Units of Measure | 14 |
| Document History Page | 15 |
| Sales, Solutions, and Legal Information | 16 |
| Worldwide Sales and Design Support | 16 |
| Products | 16 |
| PSoC® Solutions | 16 |
| Cypress Developer Community | 16 |
| Technical Support | 16 |
| | |



Pin Configuration

Figure 1. 28-pin SOIC pinout (Top View)



Selection Guide

| Description | Range | -55 | -70 | Unit |
|------------------------------|--------------|-----|-----|------|
| Maximum access time | | 55 | 70 | ns |
| Maximum operating current | Commercial | 100 | 100 | mA |
| | Industrial | 260 | 200 | mA |
| | Automotive-A | _ | 200 | mA |
| Maximum CMOS standby current | Commercial | 15 | 15 | mA |
| | Industrial | 30 | 30 | mA |
| | Automotive-A | _ | 30 | mA |



Maximum Ratings

Output current into outputs (LOW)20 mA

| Static discharge voltage | |
|--------------------------------|----------|
| (per MIL-STD-883, Method 3015) | > 2001 V |
| Latch-up current | > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{CC} |
|--------------|---------------------|-----------------|
| Commercial | 0 °C to +70 °C | 5 V ± 10% |
| Industrial | –40 °C to +85 °C | |
| Automotive-A | –40 °C to +85 °C | |

Electrical Characteristics

Over the Operating Range

| Downston | Decemention | Took Condik | Test Conditions | | 55 | -70 | | Unit |
|------------------|--|--|-----------------|------------|----------|------------|----------|------|
| Parameter | Description | lest Conditi | | | Max | Min | Max | Unit |
| V _{OH} | Output HIGH voltage | $V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m | A | 2.4 | - | 2.4 | - | V |
| V _{OL} | Output LOW voltage | V _{CC} = Min, I _{OL} = 8.0 mA | | - | 0.4 | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | | | 2.2 | V_{CC} | 2.2 | V_{CC} | V |
| V _{IL} | Input LOW voltage ^[1] | | | -0.5 | 8.0 | -0.5 | 8.0 | V |
| I _{IX} | Input leakage current | $GND \leq V_I \leq V_{CC}$ | | - 5 | +5 | - 5 | +5 | μА |
| I _{OZ} | Output leakage current | $GND \le V_I \le V_{CC}$, output | disabled | - 5 | +5 | - 5 | +5 | μА |
| I _{CC} | V _{CC} operating supply current | V _{CC} = Max, I _{OUT} = 0 mA | Commercial | _ | 100 | _ | 100 | mA |
| | | | Industrial | _ | 260 | _ | 200 | |
| | | | Automotive-A | - | | - | 200 | |
| I _{SB1} | Automatic CE ₁ power-down | $\text{Max V}_{CC}, \ \overline{CE}_1 \geq V_{IH},$ | Commercial | _ | 20 | _ | 20 | mA |
| | current | Min duty cycle =100% | Industrial | - | 50 | _ | 40 | |
| | | | Automotive-A | - | | - | 40 | |
| I _{SB2} | Automatic CE ₁ power-down | Max V _{CC} , | Commercial | _ | 15 | _ | 15 | mA |
| | current | $CE_1 \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or}$ | Industrial | - | 30 | - | 30 | |
| | | $V_{IN} \leq V_{CC} = 0.0 \text{ V or}$ | Automotive-A | - | | _ | 30 | |

Note

Document Number: 001-02367 Rev. *F

^{1.} Minimum voltage is equal to -3.0 V for pulse durations less than 30 ns.




Capacitance

| Parameter [2] | Description | Test Conditions | Max | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$ | 7 | pF |
| C _{OUT} | Output capacitance | | 7 | pF |

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Note
2. Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics

Over the Operating Range

| . [3] | Description | -4 | 55 | -70 | | 11!4 | | |
|--------------------|---|----------|-----|-----|-----|------|--|--|
| Parameter [3] | Description | Min | Max | Min | Max | Unit | | |
| READ CYCLE | | | | | | | | |
| t _{RC} | Read cycle time | 55 | _ | 70 | _ | ns | | |
| t _{AA} | Address to data valid | _ | 55 | _ | 70 | ns | | |
| t _{OHA} | Data hold from address change | 5 | | 5 | _ | ns | | |
| t _{ACE1} | CE ₁ LOW to data valid | _ | 55 | - | 70 | ns | | |
| t _{ACE2} | CE ₂ HIGH to data valid | _ | 40 | - | 70 | ns | | |
| t _{DOE} | OE LOW to data valid | _ | 25 | _ | 35 | ns | | |
| t _{LZOE} | OE LOW to low Z | 3 | | 5 | _ | ns | | |
| t _{HZOE} | OE HIGH to high Z ^[4] | _ | 20 | _ | 30 | ns | | |
| t _{LZCE1} | CE ₁ LOW to low Z ^[5] | 5 | _ | 5 | _ | ns | | |
| t _{LZCE2} | CE ₂ HIGH to low Z | 3 | _ | 5 | _ | ns | | |
| t _{HZCE} | CE ₁ HIGH to high Z ^[4, 6] CE ₂ LOW to high Z | _ | 20 | _ | 30 | ns | | |
| t _{PU} | CE ₁ LOW to power-up | 0 | _ | 0 | _ | ns | | |
| t _{PD} | CE ₁ HIGH to power-down | _ | 25 | _ | 30 | ns | | |
| WRITE CYCLE | [6, 7] | <u>.</u> | | | | | | |
| t _{WC} | Write cycle time | 50 | _ | 70 | _ | ns | | |
| t _{SCE1} | CE ₁ LOW to write end | 40 | _ | 60 | _ | ns | | |
| t _{SCE2} | CE ₂ HIGH to write end | 30 | _ | 50 | _ | ns | | |
| t _{AW} | Address setup to write end | 40 | _ | 55 | _ | ns | | |
| t _{HA} | Address hold from write end | 0 | _ | 0 | _ | ns | | |
| t _{SA} | Address setup to write start | 0 | _ | 0 | _ | ns | | |
| t _{PWE} | WE pulse width | 25 | _ | 40 | _ | ns | | |
| t _{SD} | Data setup to write end | 25 | _ | 35 | _ | ns | | |
| t _{HD} | Data hold from write end | 0 | _ | 0 | _ | ns | | |
| t _{HZWE} | WE LOW to high Z ^[4] | _ | 20 | - | 30 | ns | | |
| t _{LZWE} | WE HIGH to low Z | 5 | _ | 5 | _ | ns | | |

Notes

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
 t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any device.
 The internal write time of the memory is defined by the overlap of CE₁ LOW, CE₂ HIGH, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 3. Read Cycle No. 1 [8, 9]





Figure 4. Read Cycle No. 2 [10, 11]



Notes

^{8.} Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$. $CE_2 = V_{IH}$.

9. Address valid prior to or coincident with \overline{CE} transition LOW.

10. \overline{WE} is HIGH for read cycle.

11. Data I/O is High Z if $\overline{OE} = V_{IH}$, $\overline{CE}_1 = V_{IH}$, or $\overline{WE} = V_{IL}$.



Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 (WE Controlled) [12, 13]





Figure 6. Write Cycle No. 2 (CE Controlled) [12, 13, 14]




^{12.} Address valid prior to <u>or coincident with CE transition LOW.</u>
13. Data I/O is High Z if OE = V_{IH}, CE₁ = V_{IH}, or WE = V_{IL}.
14. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)


Figure 7. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [15, 16]



Notes_
15. If CE goes HIGH simultaneously with WE HIGH, the <u>output</u> remains in a high-impedance state.
16. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.
17. During this period, the I/Os are in output state and input signals should not be applied.



Typical DC and AC Characteristics





Truth Table

| CE ₁ | CE ₂ | WE | OE | Input/Output | Mode |
|-----------------|-----------------|----|----|--------------|---------------------|
| Н | Х | Х | Х | High Z | Deselect/Power-down |
| Х | L | Х | Х | High Z | Deselect |
| L | Н | Н | L | Data Out | Read |
| L | Н | L | Х | Data In | Write |
| L | Н | Н | Н | High Z | Deselect |

Address Designators

| Address Name | Address Function | Pin Number |
|--------------|------------------|------------|
| A4 | X3 | 2 |
| A5 | X4 | 3 |
| A6 | X5 | 4 |
| A7 | X6 | 5 |
| A8 | X7 | 6 |
| A9 | Y1 | 7 |
| A10 | Y4 | 8 |
| A11 | Y3 | 9 |
| A12 | Y0 | 10 |
| A0 | Y2 | 21 |
| A1 | X0 | 23 |
| A2 | X1 | 24 |
| A3 | X2 | 25 |




Ordering Information

Table 1 lists the CY6264 key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and see the product summary page at http://www.cypress.com/products.

Table 1. Static RAM Key Features and Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|---------------|--------------------|---|--------------------|
| 55 | CY6264-55SNXI | 51-85092 | 28-pin SNC (300 Mils) Narrow Body (Pb-free) | Industrial |
| 70 | CY6264-70SNXC | | 28-pin SNC (300 Mils) Narrow Body (Pb-free) | Commercial |


Ordering Code Definitions





Package Diagram

Figure 8. 28-pin SNC (300 Mils) SN28.3 (Narrow Body) Package Outline, 51-85092





Acronyms

| Acronym | Description | | |
|---------|---|--|--|
| CMOS | Complementary Metal Oxide Semiconductor | | |
| I/O | Input/Output | | |
| SRAM | Static Random Access Memory | | |
| TSOP | Thin Small Outline Package | | |
| VFBGA | Very Fine-Pitch Ball Grid Array | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | |
|--------|-----------------|--|--|--|
| °C | degrees Celsius | | | |
| MHz | megahertz | | | |
| μΑ | microampere | | | |
| mA | milliampere | | | |
| ns | nanosecond | | | |
| Ω | ohm | | | |
| pF | picofarad | | | |
| V | volt | | | |
| W | watt | | | |



Document History Page

| Revision | ECN | Orig. of Change | Submission date | Description of Change |
|----------|---------|--------------------|-----------------|--|
| ** | 384870 | PCI | 06/28/05 | Spec # change from 38-00425 to 001-02367 |
| *A | 488954 | VKN | See ECN | Added Automotive product Added 55 ns Industrial spec Removed SOIC package from the product offering Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I _{OS} parameter from DC Electrical Characteristics table Updated ordering Information table |
| *B | 2892510 | VKN | See ECN | Updated Ordering Information table Updated Package Diagram Added Sales, Solutions, and Legal Information |
| *C | 3329873 | RAME | 07/27/11 | Updated template and styles according to current Cypress standards. Added acronyms, units, and ordering code definitions. Removed reference to AN1064 SRAM system guidelines. |
| *D | 4122787 | VINI | 09/13/2013 | Updated Package Diagram: spec 51-85092 – Changed revision from *C to *E. Updated in new template. Completing Sunset Review. |
| *E | 4525875 | VINI | 10/06/2014 | Updated Maximum Ratings: Referred Note 1 in "Supply voltage to ground potential". Updated Switching Characteristics: Added Note 7 and referred the same note in "WRITE CYCLE". Updated Switching Waveforms: Added Figure 7. Added Note 15, 16, 17 and referred the same notes in Figure 7. Completing Sunset Review. |
| *F | 4576406 | VINI | 01/16/2015 | Added related documentation hyperlink in page 1. Removed the prune part number CY6264-70SNXA in Ordering Information |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2005-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.