

1-Mbit (64 K × 16) Static RAM

Features

■ Temperature ranges
□ Industrial: -40 °C to 85 °C

■ Very high speed: 55 ns

■ Wide voltage range: 2.2 V to 3.6 V■ Pin compatible with CY62127BV

■ Ultra-low active power

□ Typical active current: 0.85 mA at f = 1 MHz

 \square Typical active current: 5 mA at f = f_{MAX}

■ Ultra-low standby power

■ Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features

■ Automatic power-down when deselected

Available in Pb-free 48-ball FBGA and 44-pin TSOP Type II packages

Functional Description

The CY62127DV30 is a high-performance CMOS static RAM organized as 64 K words by 16-bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life $^{\text{TM}}$ (MoBL $^{\text{ID}}$) in portable


applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH or both BHE and BLE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both byte high enable and byte low enable are disabled (BHE, BLE HIGH) or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by taking chip enable $\overline{(CE)}$ and write enable $\overline{(WE)}$ inputs LOW. If byte low enable $\overline{(BLE)}$ is LOW, then data from I/O pins $\overline{(I/O_0)}$ through I/O₇), is written into the location specified on the address pins $\overline{(A_0)}$ through $\overline{(A_15)}$. If byte high enable $\overline{(BHE)}$ is LOW, then data from I/O pins $\overline{(I/O_8)}$ through $\overline{(I/O_{15})}$ is written into the location specified on the address pins $\overline{(A_0)}$ through $\overline{(A_{15})}$.

Reading from the device is accomplished by taking chip enable ($\overline{\text{CE}}$) and output enable ($\overline{\text{OE}}$) LOW while forcing the write enable (WE) HIGH. If byte low enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O $_0$ to I/O $_1$. If byte high enable (BHE) is LOW, then data from memory appear on I/O $_8$ to I/O $_1$ 5. See the truth table at the back of this datasheet for a complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor CorporationDocument Number: 38-05229 Rev. *O

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised November 21, 2014





Contents

Product Portfolio	3
Pin Configurations	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	4
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Switching Characteristics	6
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	


11
12
12
12
13
15
15
15
15
15
15



Product Portfolio

					Power Dissipation						
Product	Vcc	Range	e (V)	Speed		Operating, I _{CC} (mA)			Standby	lana (πΔ)	
Floudet				(ns)	f = 1 MHz			Standby I _{SB2} (μA)			
	Min	Тур	Max		Typ ^[1]	Max	Typ ^[1]	Max	Range	Typ ^[1]	Max
CY62127DV30LL	2.2	3.0	3.6	55	0.85	1.5	5	10	Industrial	1.5	4

Pin Configurations



TS	OP II (Forwa	ard) ^[2, 3]
	Тор	View	-
A ₄ [A ₃ [1	44	□ A ₅
A ₃ □	2	43	□ A ₆
A ₂ L	3	42	$\Box A_7$
A ₁ L	4	41	ŌĒ
A ₀ [5	40	BHE
CE L	6	39	BLE
I/O ₀	7	38	☐ I/O ₁₅
I/O ₁ [8	37	☐ I/O ₁₄
I/O ₂ [9	36	☐ I/O ₁₃
I/O ₃ \Box	10	35	1/040
V _{CC} L	11	34	V _{SS}
V _{SS} [12	33	Vcc
I/O ₄ □	13	32	□ i/Ŏ ₁₁
I/O ₅	14	31	☐ I/O ₁₀
I/O ₆ [15	30	☐ I/O ₉
I <u>/O</u> 7 ∟	16	29	∐ I/O ₈
WE	17	28	□ NC
A ₁₅	18	27	□ A ₈
A ₁₄ L	19	26	□ A ₉
A ₁₃ [20	25	☐ A ₁₀
A ₁₂ [21	24	⊔ A ₁₁
NC E	22	23	□ DNU

- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 2. NC pins are not connected to the die. Expansion pins on FBGA Package: E4 2M, D3 4M, H1 8M, G2 16M, H6 32M

 3. Pin #23 of TSOP-II and E3 ball of FBGA are DNU, which have to be left floating or tied to Vss to ensure proper application.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Ambient temperature with power applied -55 °C to +125 °C Supply voltage to ground potential-0.3 V to 3.9 V

DC input voltage ^[4]	0.3 V to V _{CC} + 0.3 V
Output current into outputs (LOW) .	20 mA
Static discharge voltage(per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V cc ^[5]
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Davamatav	Description	Took Con	aditi a ma		-55		Unit
Parameter	Description	Test Cor	laitions	Min	Typ ^[6]	Max	Unit
V _{OH}	Output HIGH voltage	$2.2 \leq V_{CC} \leq 2.7$	$I_{OH} = -0.1 \text{ mA}$	2.0	_	_	V
		$2.7 \le V_{CC} \le 3.6$	I _{OH} = -1.0 mA	2.4	-	_	
V _{OL}	Output LOW voltage	$2.2 \leq V_{CC} \leq 2.7$	I _{OL} = 0.1 mA	_	-	0.4	V
		$2.7 \le V_{CC} \le 3.6$	I _{OL} = 2.1 mA	_	-	0.4	
V _{IH}	Input HIGH voltage	$2.2 \leq V_{CC} \leq 2.7$		1.8	-	V _{CC} + 0.3	V
		$2.7 \le V_{CC} \le 3.6$		2.2	-	V _{CC} + 0.3	
V _{IL}	Input LOW voltage	$2.2 \leq V_{CC} \leq 2.7$	2 ≤ V _{CC} ≤ 2.7		-	0.6	V
		$2.7 \le V_{CC} \le 3.6$		-0.3	-	0.8	
I _{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$	$ND \le V_I \le V_{CC}$		-	+1	μΑ
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_CC$, Output	ıt disabled	-1	-	+1	μΑ
I _{CC}	V _{CC} operating supply current	$f = f_{MAX} = 1/t_{RC}$	V _{CC} = 3.6 V,	_	5	10	mA
		f = 1 MHz	I _{OUT} = 0 mA, CMOS level	_	0.85	1.5	
I _{SB1}	Automatic CE power-down current— CMOS Inputs	$\label{eq:center_constraints} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \text{ V, } V_{IN} \geq \\ V_{IN} &\leq \underline{0.2} \text{ V, } \underline{f} = \underline{f}_{MAX} \text{ (Ad} \\ \underline{f} = 0 \text{ (OE, WE, BHE and } \underline{f} \text{ (OE, WE, BHE)})))))))))$	d <u>ress</u> and data only),	_	1.5	4	μA
I _{SB2}	Automatic CE power-down current— CMOS Inputs	$\label{eq:continuous} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \text{ V, } V_{IN} \geq \\ V_{IN} &\leq 0.2 \text{ V, } f = 0, V_{CC} = \end{split}$		-	1.5	4	μΑ

Capacitance

Parameter ^[7]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}$	8	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Notes


- V_{IL(min)} = -2.0 V for pulse durations less than 20 ns., V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device operation requires linear ramp of V_{CC} from 0 V to V_{CC(min)} and V_{CC} must be stable at V_{CC(min)} for 500 μs.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Tested initially and after any design or process changes that may affect these parameters.




Thermal Resistance

Parameter ^[8]	Description	Test Conditions	FBGA	TSOP-II	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch,	55	76	°C/W
θ_{JC}	Thermal resistance (junction to case)	two-layer printed circuit board	12	11	°C/W

AC Test Loads and Waveforms






Equivalent to: THEVENIN EQUIVALENT

Parameters	2.5 V (2.2 V – 2.7 V)	3.0 V (2.7 V – 3.6 V)	Unit
R1	16600	1103	Ω
R2	15400	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics

Parameter	Description	Conditions	Min	Typ ^[9]	Max	Unit
V_{DR}	V _{CC} for data retention		1.5	_	_	V
I _{CCDR}	Data retention current	V_{CC} = 1.5 V, $\overline{CE} \ge V_{CC} - 0.2$ V, $V_{IN} \ge V_{CC} - 0.2$ V or $V_{IN} \le 0.2$ V		-	3	μА
t _{CDR}	Chip deselect to data retention time		0	_	-	ns
t _R ^[10]	Operation recovery time		55	_	_	ns

Data Retention Waveform^[11]



- Notes
 8. Tested initially and after any design or process changes that may affect these parameters.
 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 10. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} > 200 μs.
 11. BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the Chip Enable signals or by disabling both byte enable pins.



Switching Characteristics

(Over the Operating Range)

Parameter ^[12]	Deparintion	CY62127	CY62127DV30-55		
Parameter	Description	Min	Max	Unit	
Read Cycle		<u>.</u>		•	
t _{RC}	Read cycle time	55	_	ns	
t _{AA}	Address to data valid	-	55	ns	
t _{OHA}	Data hold from address change	10	_	ns	
t _{ACE}	CE LOW to data valid	-	55	ns	
t _{DOE}	OE LOW to data valid	-	25	ns	
t _{LZOE}	OE LOW to low Z ^[13]	5	_	ns	
t _{HZOE}	OE HIGH to high Z ^[13, 14]	-	20	ns	
t _{LZCE}	CE LOW to low Z ^[13]	10	_	ns	
t _{HZCE}	CE HIGH to high Z ^[13, 14]	-	20	ns	
t _{PU}	CE LOW to power-up	0	_	ns	
t _{PD}	CE HIGH to power-down	-	55	ns	
t _{DBE}	BLE/BHE LOW to data valid	-	55	ns	
t _{LZBE} ^[15]	BLE/BHE LOW to low Z ^[13]	5	_	ns	
t _{HZBE}	BLE/BHE HIGH to high Z ^[13, 14]	-	20	ns	
Write Cycle ^[16, 17]		<u>.</u>		•	
t _{WC}	Write cycle time	55	_	ns	
t _{SCE}	CE LOW to write end	40	_	ns	
t _{AW}	Address setup to write end	40	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	40	_	ns	
t _{BW}	BLE/BHE LOW to write end	40	_	ns	
t _{SD}	Data setup to write end	25	_	ns	
t _{HD}	Data hold from write end	0	-	ns	
t _{HZWE}	WE LOW to high Z ^[13, 14]	_	20	ns	
t _{LZWE}	WE HIGH to low Z ^[13]	10	_	ns	

Notes


^{12.} Test conditions assume signal transition time of 1V/ns or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the 12. Test conditions assume signal transition time of TV/IIs of less, timing reference levels of V_{CC(typ.)}2, imput pulse levels of V_{CC(t}

^{16.} The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

^{17.} The minimum write pulse width for WRITE Cycle No.3 (/WE controlled, /OE LOW) should be sum of t_{HZWE} and t_{SD} .



Switching Waveforms






Figure 2. Read Cycle No. 2 (OE Controlled)[18, 19, 20]





Figure 3. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) $^{[21,\ 22,\ 23,\ 24,\ 25]}$



- 18. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , $\overline{BLE} = V_{IL}$.
- 19. WE is HIGH for Read cycle.
- 20. Address valid prior to or coincident with \overline{CE} , \overline{BHE} , \overline{BLE} transition LOW.
- t_{HZOE}: t_{HZOE}: t_{HZEE}: and t_{HZWE} transitions are measured when the <u>outputs</u> enter <u>a high</u>-impedance state.
 The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates
- 23. Data I/O is high-impedance if $\overline{OE} = V_{IH}$.

 24. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
- 25. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)

Figure 4. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled)[$^{[26,\ 27,\ 28,\ 29,\ 30]}$





Figure 5. Write Cycle No. 3 (WE Controlled, OE LOW)[29, 30, 31]



- 26. t_{HZOE}, t_{HZOE}, t_{HZBE}, and t_{HZWE} transitions are measured when the <u>outputs</u> enter <u>a high-impedance</u> state.


 27. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 28. Data I/O is high-impedance if $\overline{OE} = V_{|H}$.
 29. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
- 30. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

 31. The minimum write pulse width for WRITE Cycle No.3 (/WE controlled, /OE LOW) should be sum of t_{HZWE} and t_{SD}.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 4 ($\overline{\rm BHE}$ -/ $\overline{\rm BLE}$ -controlled, $\overline{\rm OE}$ LOW) $^{[32,\ 33]}$



Truth Table

CE	WE	OE	BHE	BLE	I/O ₀ –I/O ₇	I/O ₈ -I/O ₁₅	Mode	Power
Н	Х	Х	Χ	Х	High Z	High Z	Deselect/Power-down	Standby (I _{SB})
Х	Х	Х	Н	Н	High Z	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	L	L	Data Out	Data Out	Read All bits	Active (I _{CC})
L	Н	L	Н	L	Data Out	High Z	Read Lower Byte Only	Active (I _{CC})
L	Н	L	L	Н	High Z	Data Out	Read Upper Byte Only	Active (I _{CC})
L	Н	Н	L	L	High Z	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	High Z	Output Disabled	Active (I _{CC})
L	L	Χ	L	L	Data In	Data In	Write	Active (I _{CC})
L	L	Х	Н	L	Data In	High Z	Write Lower Byte Only	Active (I _{CC})
L	L	Х	L	Ι	High Z	Data In	Write Upper Byte Only	Active (I _{CC})

Notes

32. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

33. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.


Speed (ns) Ordering Code		Package Diagram	Package Type	Operating Range
55	CY62127DV30LL-55BVXI	51-85150	48-ball fine pitch BGA (6 mm × 8 mm × 1 mm) (Pb-free)	Industrial


Ordering Code Definitions





Package Diagrams






NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H





Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CMOS	complementary metal oxide semiconductor		
CE	chip enable		
I/O	input/output		
ŌĒ	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
FBGA	fine-pitch ball grid array		
WE	write enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
μA	microampere			
mA	milliampere			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



Document History Page

Document Title: CY62127DV30 MoBL [®] , 1-Mbit (64 K × 16) Static RAM Document Number: 38-05229					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	117690	JUI	08/27/02	New data sheet	
*A	127311	MPR	06/13/03	Changed From Advanced Status to Preliminary Changed Isb2 to 5 μ A (L), 4 μ A (LL) Changed Iccdr to 4 μ A (L), 3 μ A (LL) Changed Cin from 6 pF to 8 pF	
*B	128341	JUI	07/22/03	Changed from Preliminary to Final Add 70-ns speed, updated ordering information	
*C	129000	CDY	08/29/03	Changed Icc 1 MHz typ from 0.5 mA to 0.85 mA	
*D	316039	PCI	See ECN	Added 45-ns Speed Bin in AC, DC and Ordering Information tables Added Footnote # 8 on page #4 Added Lead-Free Package ordering information on page# 9 Changed 44-lead TSOP-II package name from Z44 to ZS44	
*E	346982	AJU	See ECN	Added 56-pin QFN package	
*F	369955	SYT	See ECN	Added Temperature Ranges in the Features Section on Page # 1 Added Automotive Specs for I _{IX} ,I _{OZ} ,I _{SB1} and I _{SB2} in the Product portfolio or Page #2 and the DC Electrical Characteristics table on Page# 4 Added Automotive spec for I _{CCDR} in the Data Retention Characteristics tab on Page# 5 Added Pb-Free Automotive parts for 55 ns Speed bin	
*G	457685	NXR	See ECN	Removed 56-pin QFN package from product offering Updated ordering Information Table	
*H	470383	NXR	See ECN	Changed pin #23 of TSOP II from NC to DNU and updated footnote #2	
*	2897885	RAME / NIKM	03/22/10	Removed inactive parts from the ordering information table. Updated package diagrams.	
*J	3010373	AJU	08/20/2010	Updated Features Updated Product Portfolio Updated Operating Range Updated DC Electrical Characteristics Updated Data Retention Characteristics Updated Switching Characteristics Updated Ordering Information Added Ordering Code Definitions Minor edits and updated in new template	
*K	3329789	RAME	07/27/11	Removed references to AN1064 SRAM system guidelines. Updated template according to current CY standards.	
*L	3393183	RAME	10/03/11	Post to web.	
*M	3861271	TAVA	01/08/2013	Updated Ordering Information (Updated part numbers). Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E.	
*N	4499469	MEMJ	09/11/2014	Updated Switching Characteristics: Added Note 17 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 31 and referred the same note in Figure 5. Updated in new template. Completing Sunset Review.	
				Completing Sunset Review.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.