

Features

- Temperature ranges
 - Industrial: -40 °C to 85 °C
- Very high speed: 55 ns
- Wide voltage range: 2.2 V to 3.6 V
- Pin compatible with CY62127BV
- Ultra-low active power
 - Typical active current: 0.85 mA at f = 1 MHz
 - Typical active current: 5 mA at f = f_{MAX}
- Ultra-low standby power
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Automatic power-down when deselected
- Available in Pb-free 48-ball FBGA and 44-pin TSOP Type II packages

Functional Description

The CY62127DV30 is a high-performance CMOS static RAM organized as 64 K words by 16-bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable


applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected (\overline{CE} HIGH or both BHE and BLE are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (\overline{CE} HIGH), outputs are disabled (\overline{OE} HIGH), both byte high enable and byte low enable are disabled (BHE, BLE HIGH) or during a write operation (\overline{CE} LOW and \overline{WE} LOW).

Writing to the device is accomplished by taking chip enable (\overline{CE}) and write enable (\overline{WE}) inputs LOW. If byte low enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₅). If byte high enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₅).

Reading from the device is accomplished by taking chip enable (\overline{CE}) and output enable (\overline{OE}) LOW while forcing the write enable (\overline{WE}) HIGH. If byte low enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If byte high enable (BHE) is LOW, then data from memory appear on I/O₈ to I/O₁₅. See the truth table at the back of this datasheet for a complete description of read and write modes.

For a complete list of related documentation, [click here](#).

Logic Block Diagram





Contents

Product Portfolio	3	Package Diagrams	11
Pin Configurations	3	Acronyms	12
Maximum Ratings	4	Document Conventions	12
Operating Range	4	Units of Measure	12
DC Electrical Characteristics	4	Document History Page	13
Capacitance	4	Sales, Solutions, and Legal Information	15
Thermal Resistance	5	Worldwide Sales and Design Support	15
AC Test Loads and Waveforms	5	Products	15
Data Retention Characteristics	5	PSoC [®] Solutions	15
Switching Characteristics	6	Cypress Developer Community	15
Switching Waveforms	7	Technical Support	15
Truth Table	9		
Ordering Information	10		
Ordering Code Definitions	10		

Product Portfolio

Product	V _{CC} Range (V)			Speed (ns)	Power Dissipation						
					Operating, I _{CC} (mA)					Standby I _{SB2} (μA)	
	f = 1 MHz		f = f _{MAX}								
	Min	Typ	Max		Typ ^[1]	Max	Typ ^[1]	Max	Range	Typ ^[1]	Max
CY62127DV30LL	2.2	3.0	3.6	55	0.85	1.5	5	10	Industrial	1.5	4

Pin Configurations



Notes

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
2. NC pins are not connected to the die. Expansion pins on FBGA Package: E4 - 2M, D3 - 4M, H1 - 8M, G2 - 16M, H6 - 32M
3. Pin #23 of TSOP-II and E3 ball of FBGA are DNU, which have to be left floating or tied to V_{SS} to ensure proper application.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature.....	-65 °C to +150 °C
Ambient temperature with power applied.....	-55 °C to +125 °C
Supply voltage to ground potential.....	-0.3 V to 3.9 V
DC voltage applied to outputs in high Z State ^[4]	-0.3 V to V _{CC} + 0.3 V

DC input voltage ^[4]	-0.3 V to V _{CC} + 0.3 V
Output current into outputs (LOW).....	20 mA
Static discharge voltage.....	> 2001 V (per MIL-STD-883, method 3015)
Latch-up current.....	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{CC} ^[5]
Industrial	-40 °C to +85 °C	2.2 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-55			Unit	
			Min	Typ ^[6]	Max		
V _{OH}	Output HIGH voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OH} = -0.1 mA	2.0	-	-	V
		2.7 ≤ V _{CC} ≤ 3.6	I _{OH} = -1.0 mA	2.4	-	-	
V _{OL}	Output LOW voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OL} = 0.1 mA	-	-	0.4	V
		2.7 ≤ V _{CC} ≤ 3.6	I _{OL} = 2.1 mA	-	-	0.4	
V _{IH}	Input HIGH voltage	2.2 ≤ V _{CC} ≤ 2.7		1.8	-	V _{CC} + 0.3	V
		2.7 ≤ V _{CC} ≤ 3.6		2.2	-	V _{CC} + 0.3	
V _{IL}	Input LOW voltage	2.2 ≤ V _{CC} ≤ 2.7		-0.3	-	0.6	V
		2.7 ≤ V _{CC} ≤ 3.6		-0.3	-	0.8	
I _{IX}	Input leakage current	GND ≤ V _I ≤ V _{CC}		-1	-	+1	μA
I _{OZ}	Output leakage current	GND ≤ V _O ≤ V _{CC} , Output disabled		-1	-	+1	μA
I _{CC}	V _{CC} operating supply current	f = f _{MAX} = 1/t _{RC}	V _{CC} = 3.6 V, I _{OUT} = 0 mA, CMOS level	-	5	10	mA
		f = 1 MHz		-	0.85	1.5	
I _{SB1}	Automatic CE power-down current— CMOS Inputs	CE ≥ V _{CC} - 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V, V _{IN} ≤ 0.2 V, f = f _{MAX} (Address and data only), f = 0 (OE, WE, BHE and BLE)		-	1.5	4	μA
I _{SB2}	Automatic CE power-down current— CMOS Inputs	CE ≥ V _{CC} - 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V or V _{IN} ≤ 0.2 V, f = 0, V _{CC} = 3.6 V		-	1.5	4	μA

Capacitance

Parameter ^[7]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz	8	pF
C _{OUT}	Output capacitance	V _{CC} = V _{CC(typ)}	8	pF



Notes

- V_{IL(min)} = -2.0 V for pulse durations less than 20 ns., V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
- Full device operation requires linear ramp of V_{CC} from 0 V to V_{CC(min)} and V_{CC} must be stable at V_{CC(min)} for 500 μs.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- Tested initially and after any design or process changes that may affect these parameters.

Thermal Resistance

Parameter ^[8]	Description	Test Conditions	FBGA	TSOP-II	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	76	°C/W
θ_{JC}	Thermal resistance (junction to case)		12	11	°C/W

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT




Parameters	2.5 V (2.2 V – 2.7 V)	3.0 V (2.7 V – 3.6 V)	Unit
R1	16600	1103	Ω
R2	15400	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics

Parameter	Description	Conditions	Min	Typ ^[9]	Max	Unit
V _{DR}	V _{CC} for data retention		1.5	–	–	V
I _{CCDR}	Data retention current	V _{CC} = 1.5 V, $\overline{CE} \geq V_{CC} - 0.2$ V, V _{IN} ≥ V _{CC} – 0.2 V or V _{IN} ≤ 0.2 V		–	3	μ A
t _{CDR}	Chip deselect to data retention time		0	–	–	ns
t _R ^[10]	Operation recovery time		55	–	–	ns

Data Retention Waveform^[11]



Notes

8. Tested initially and after any design or process changes that may affect these parameters.
9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
10. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} > 200 μ s.
11. BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the Chip Enable signals or by disabling both byte enable pins.

Switching Characteristics

(Over the Operating Range)

Parameter ^[12]	Description	CY62127DV30-55		Unit
		Min	Max	
Read Cycle				
t_{RC}	Read cycle time	55	–	ns
t_{AA}	Address to data valid	–	55	ns
t_{OHA}	Data hold from address change	10	–	ns
t_{ACE}	\overline{CE} LOW to data valid	–	55	ns
t_{DOE}	\overline{OE} LOW to data valid	–	25	ns
t_{LZOE}	\overline{OE} LOW to low $Z^{[13]}$	5	–	ns
t_{HZOE}	\overline{OE} HIGH to high $Z^{[13, 14]}$	–	20	ns
t_{LZCE}	\overline{CE} LOW to low $Z^{[13]}$	10	–	ns
t_{HZCE}	\overline{CE} HIGH to high $Z^{[13, 14]}$	–	20	ns
t_{PU}	\overline{CE} LOW to power-up	0	–	ns
t_{PD}	\overline{CE} HIGH to power-down	–	55	ns
t_{DBE}	$\overline{BLE}/\overline{BHE}$ LOW to data valid	–	55	ns
$t_{LZBE}^{[15]}$	$\overline{BLE}/\overline{BHE}$ LOW to low $Z^{[13]}$	5	–	ns
t_{HZBE}	$\overline{BLE}/\overline{BHE}$ HIGH to high $Z^{[13, 14]}$	–	20	ns
Write Cycle^[16, 17]				
t_{WC}	Write cycle time	55	–	ns
t_{SCE}	\overline{CE} LOW to write end	40	–	ns
t_{AW}	Address setup to write end	40	–	ns
t_{HA}	Address hold from write end	0	–	ns
t_{SA}	Address setup to write start	0	–	ns
t_{PWE}	\overline{WE} pulse width	40	–	ns
t_{BW}	$\overline{BLE}/\overline{BHE}$ LOW to write end	40	–	ns
t_{SD}	Data setup to write end	25	–	ns
t_{HD}	Data hold from write end	0	–	ns
t_{HZWE}	\overline{WE} LOW to high $Z^{[13, 14]}$	–	20	ns
t_{LZWE}	\overline{WE} HIGH to low $Z^{[13]}$	10	–	ns

Notes

12. Test conditions assume signal transition time of 1V/ns or less, timing reference levels of $V_{CC(typ.)}/2$, input pulse levels of 0 to $V_{CC(typ.)}$, and output loading of the specified I_{OL} .
13. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.
14. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
15. If both byte enables are toggled together, this value is 10 ns.
16. The internal Write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
17. The minimum write pulse width for WRITE Cycle No.3 (\overline{WE} controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Figure 1. Read Cycle No. 1 (Address Transition Controlled)^[18, 19]




Figure 2. Read Cycle No. 2 (\overline{OE} Controlled)^[18, 19, 20]





Figure 3. Write Cycle No. 1 (\overline{WE} Controlled)^[21, 22, 23, 24, 25]



Notes

- 18. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , $\overline{BLE} = V_{IL}$.
- 19. \overline{WE} is HIGH for Read cycle.
- 20. Address valid prior to or coincident with \overline{CE} , \overline{BHE} , \overline{BLE} transition LOW.
- 21. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
- 22. The internal Write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 23. Data I/O is high-impedance if $\overline{OE} = V_{IL}$.
- 24. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.
- 25. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)

Figure 4. Write Cycle No. 2 (\overline{CE} Controlled)^[26, 27, 28, 29, 30]





Figure 5. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW)^[29, 30, 31]




Notes

- 26. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
- 27. The internal Write time of the memory is defined by the overlap of WE, $\overline{CE} = V_{IL}$, BHE and/or BLE = V_{IL} . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 28. Data I/O is high-impedance if $\overline{OE} = V_{IH}$.
- 29. If \overline{CE} goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
- 30. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.
- 31. The minimum write pulse width for WRITE Cycle No.3 (\overline{WE} controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .

Switching Waveforms (continued)

Figure 6. Write Cycle No. 4 ($\overline{\text{BHE}}/\overline{\text{BLE}}$ -controlled, $\overline{\text{OE}}$ LOW)^[32, 33]



Truth Table

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{BHE}}$	$\overline{\text{BLE}}$	I/O ₀ -I/O ₇	I/O ₈ -I/O ₁₅	Mode	Power
H	X	X	X	X	High Z	High Z	Deselect/Power-down	Standby (I _{SB})
X	X	X	H	H	High Z	High Z	Deselect/Power-down	Standby (I _{SB})
L	H	L	L	L	Data Out	Data Out	Read All bits	Active (I _{CC})
L	H	L	H	L	Data Out	High Z	Read Lower Byte Only	Active (I _{CC})
L	H	L	L	H	High Z	Data Out	Read Upper Byte Only	Active (I _{CC})
L	H	H	L	L	High Z	High Z	Output Disabled	Active (I _{CC})
L	H	H	H	L	High Z	High Z	Output Disabled	Active (I _{CC})
L	H	H	L	H	High Z	High Z	Output Disabled	Active (I _{CC})
L	L	X	L	L	Data In	Data In	Write	Active (I _{CC})
L	L	X	H	L	Data In	High Z	Write Lower Byte Only	Active (I _{CC})
L	L	X	L	H	High Z	Data In	Write Upper Byte Only	Active (I _{CC})

Notes

32. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.

33. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.


Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com and see product summary page at <http://www.cypress.com/products> or contact your local sales representative.



Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <http://www.cypress.com/go/datasheet/offices>.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62127DV30LL-55BVXI	51-85150	48-ball fine pitch BGA (6 mm × 8 mm × 1 mm) (Pb-free)	Industrial

Ordering Code Definitions




Package Diagrams




NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.


51-85150 *H




TOP VIEW



BOTTOM VIEW



DIMENSION IN MM (INCH) MAX MIN.
PKG WEIGHT: REFER TO PMDD SPEC



51-85087 *E

Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CMOS	complementary metal oxide semiconductor
CE	chip enable
I/O	input/output
OE	output enable
SRAM	static random access memory
TSOP	thin small outline package
FBGA	fine-pitch ball grid array
WE	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
μA	microampere
mA	milliampere
ns	nanosecond
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY62127DV30 MoBL [®] , 1-Mbit (64 K × 16) Static RAM				
Document Number: 38-05229				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	117690	JUI	08/27/02	New data sheet
*A	127311	MPR	06/13/03	Changed From Advanced Status to Preliminary Changed Isb2 to 5 μA (L), 4 μA (LL) Changed Iccdr to 4 μA (L), 3 μA (LL) Changed Cin from 6 pF to 8 pF
*B	128341	JUI	07/22/03	Changed from Preliminary to Final Add 70-ns speed, updated ordering information
*C	129000	CDY	08/29/03	Changed Icc 1 MHz typ from 0.5 mA to 0.85 mA
*D	316039	PCI	See ECN	Added 45-ns Speed Bin in AC, DC and Ordering Information tables Added Footnote # 8 on page #4 Added Lead-Free Package ordering information on page# 9 Changed 44-lead TSOP-II package name from Z44 to ZS44
*E	346982	AJU	See ECN	Added 56-pin QFN package
*F	369955	SYT	See ECN	Added Temperature Ranges in the Features Section on Page # 1 Added Automotive Specs for I _{IX} , I _{OZ} , I _{SB1} and I _{SB2} in the Product portfolio on Page #2 and the DC Electrical Characteristics table on Page# 4 Added Automotive spec for I _{CCDR} in the Data Retention Characteristics table on Page# 5 Added Pb-Free Automotive parts for 55 ns Speed bin
*G	457685	NXR	See ECN	Removed 56-pin QFN package from product offering Updated ordering Information Table
*H	470383	NXR	See ECN	Changed pin #23 of TSOP II from NC to DNU and updated footnote #2
*I	2897885	RAME / NIKM	03/22/10	Removed inactive parts from the ordering information table. Updated package diagrams.
*J	3010373	AJU	08/20/2010	Updated Features Updated Product Portfolio Updated Operating Range Updated DC Electrical Characteristics Updated Data Retention Characteristics Updated Switching Characteristics Updated Ordering Information Added Ordering Code Definitions Minor edits and updated in new template
*K	3329789	RAME	07/27/11	Removed references to AN1064 SRAM system guidelines. Updated template according to current CY standards.
*L	3393183	RAME	10/03/11	Post to web.
*M	3861271	TAVA	01/08/2013	Updated Ordering Information (Updated part numbers). Updated Package Diagrams : spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E.
*N	4499469	MEMJ	09/11/2014	Updated Switching Characteristics : Added Note 17 and referred the same note in “Write Cycle”. Updated Switching Waveforms : Added Note 31 and referred the same note in Figure 5 . Updated in new template. Completing Sunset Review.
*O	4576478	MEMJ	11/21/2014	Added related documentation hyperlink in page 1.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2006-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.