

# 8K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY


### **Features**

- True Dual-Ported Memory Cells that Enable Simultaneous Reads of the same Memory Location
- 8K x 8 Organization (CY7C144)
- 8K x 9 Organization (CY7C145)
- 0.65-Micron CMOS for optimum Speed and Power
- High Speed Access: 15 ns
- Low Operating Power: I<sub>CC</sub> = 160 mA (max.)
- Fully Asynchronous Operation
- Automatic Power Down
- TTL Compatible
- Master/Slave Select Pin enables Bus Width Expansion to 16/18 Bits or more
- Busy Arbitration Scheme provided
- Semaphores included to permit Software Handshaking between Ports
- INT Flag for Port-to-Port Communication
- Available in 68-pin PLCC, 64-pin and 80-pin TQFP
- Pb-free Packages available

### **Functional Description**

The CY7C144 and CY7C145 are high speed CMOS 8K x 8 and 8K x 9 dual-port static RAMs. Various arbitration schemes are included on the CY7C144/5 to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C144/5 can be used as a standalone 64/72-Kbit dual-port static RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs. communications buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). Two flags, BUSY and INT, are provided on each port. BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin.



- BUSY is an output in master mode and an input in slave mode.
- 2. Interrupt: push-pull output and requires no pull-up resistor.



### **Pin Configuration**

Figure 1. 68-Pin PLCC (Top View)




Figure 2. 64-Pin TQFP (Top View)





Figure 3. 80-Pin TQFP (Top View)



- 3. I/O<sub>8R</sub> on the CY7C145.
- 4. I/O<sub>8L</sub> on the CY7C145.



### Table 1. Selection Guide

Description	7C144-15 7C145-15	7C144-25 7C145-25	7C144-35 7C145-35	7C144-55 7C145-55	Unit
Maximum Access Time	15	25	35	55	ns
Maximum Operating Current	220	180	160	160	mA
Maximum Standby Current for I <sub>SB1</sub>	60	40	30	30	mA

### Table 2. Pin Definitions

Left Port	Right Port	Description
I/O <sub>0L-7L(8L)</sub>	I/O <sub>0R-7R(8R)</sub>	Data bus Input/Output
A <sub>0L-12L</sub>	A <sub>0R-12R</sub>	Address Lines
CEL	CE <sub>R</sub>	Chip Enable
OEL	OE <sub>R</sub>	Output Enable
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The $I/O_0$ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag. INT <sub>L</sub> is set when right port writes location 1FFE and is cleared when left port reads location 1FFE. INT <sub>R</sub> is set when left port writes location 1FFF.
BUSY <sub>L</sub>	BUSY <sub>R</sub>	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground



### **Architecture**

The CY7C144/5 consists of a an array of 8K words of 8/9 bits each of <u>dual-port RAM</u> cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. <u>To handle</u> simultaneous writes or reads to the same <u>location</u>, a <u>BUSY</u> pin is provided on each port. Two interrupt (INT) pins <u>can</u> be used for port-to-port communication. Two semaphore (SEM) <u>control</u> pins are used for allocating shared resources. <u>With the M/S pin</u>, the CY7C144/5 can <u>function</u> as a Master (<u>BUSY</u> pins are outputs) or as a slave (<u>BUSY</u> pins are inputs). The CY7C144/5 has an automatic power down feature controlled by <u>CE</u>. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

### **Functional Description**

### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of R/W to guarantee a valid write. A write operation is controlled by either the  $\overline{OE}$  pin (see Figure 8 on page 11) or the R/W pin (see Write Cycle No.  $\underline{2}$  waveform). Data can be written to the device  $t_{HZOE}$  after the  $\overline{OE}$  is deasserted or  $t_{HZWE}$  after the falling edge of R/W. Required inputs for non-contention operations are summarized in Table 3.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port  $t_{DDD}$  after the data is presented on the other port.

### **Read Operation**

<u>Wh</u>en reading the device, the user must <u>assert</u> both the <u>QE</u> and <u>CE</u> pins. Data will be available  $t_{ACE}$  after <u>CE</u> or  $t_{DOE}$  after <u>OE</u> are asserted. If the user of <u>the CY7C144/5</u> wishes to access a sem<u>aphore</u> flag, then the <u>SEM</u> pin must be asserted instead of the <u>CE</u> pin.

### Interrupts

The interrupt flag ( $\overline{\text{INT}}$ ) permits communications between ports. When the left port writes to location 1FFF, the right port's interrupt flag ( $\overline{\text{INT}}_R$ ) is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag ( $\overline{\text{INT}}_L$ ) is accomplished when the right port writes to location 1FFE. This flag is cleared when the left port reads location 1FFE. The message at 1FFF or 1FFE is user-defined. See Table 4 for input requirements for  $\overline{\text{INT}}_R$  and  $\overline{\text{INT}}_L$  are push-pull outputs and do not require pull-up resistors to operate.

### **Busy**

The CY7C144/5 provides on-chip arbitration to alleviate sim<u>ultaneous</u> memory location access (contention). If both ports' CEs are asserted and an address match occurs within  $t_{PS}$  of each other the Busy logic determines which port has access. If  $t_{PS}$  is violated, one port will definitely gain <u>permission</u> to the location, but it is not guaranteed which one. B<u>USY</u> will be asserted  $t_{BLA}$  after <u>an address</u> match or  $t_{BLC}$  after <u>CE</u> is taken LOW. BUSY<sub>L</sub> and BUSY<sub>R</sub> in master mode are push-pull outputs and do not require pull-up resistors to operate.

### Master/Slave

An M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This enables the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the BUSY input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented a HIGH input, the M/S pin allows the device to be used as a master and therefore the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C144/5 provides eight semaphore latches which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a 0 to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value is available  $t_{SWRD}$  +  $t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a 0), it assumes control over the shared resource, otherwise (reads a 1) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a 1), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a 1 is written to cancel its request.

Semaphores are accessed by asserting  $\overline{SEM}$  LOW. The  $S\underline{EM}$  pin functions as a chip enable for the semaphore latches ( $\overline{CE}$  must remain HIGH during  $\overline{SEM}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{OE}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a 0 is written to the left port of an unused semaphore, a 1 appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing 0 (the left port in this case). If the left port now relinquishes control by writing a 1 to the semaphore, the semaphore will be set to 1 for both sides. However, if the right port had requested the semaphore (written a 0) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 5 shows sample semaphore operations.

When reading a semaphore, all eight/nine data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.

Initialization of the semaphore is not automatic and must be reset during initialization program at power up. All Semaphores on both sides should have a one written into them at initialization from both sides to assure that they are free when needed.



Table 3. Non-Contending Read/Write

	In	puts		Outputs	Operation
CE	R/W	OE	SEM	I/O <sub>0-7/8</sub>	Operation
Н	Х	Х	Н	High Z	Power Down
Н	Н	L	L	Data Out	Read Data in Semaphore
Х	Х	Н	Х	High Z	I/O Lines Disabled
Н	7	Х	L	Data In	Write to Semaphore
L	Н	L	Н	Data Out	Read
L	L	Х	Н	Data In	Write
L	Х	Х	L		Illegal Condition

Table 4. Interrupt Operation Example (assumes  $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH}$ )

Function		Left Port						Right P	ort					
	R/W	CE	OE	A <sub>0-12</sub>	INT	R/W	CE	OE	A <sub>0-12</sub>	INT				
Set Left INT	Х	Х	Х	Х	L	L	L	Х	1FFE	Х				
Reset Left INT	Х	L	L	1FFE	Н	Х	L	L	Х	Х				
Set Right INT	L	L	Х	1FFF	Х	Х	Х	Х	Х	L				
Reset Right INT	Х	Х	Х	Х	Х	Х	L	L	1FFF	Н				

Table 5. Semaphore Operation Example

Function	I/O <sub>0-7/8</sub> Left	I/O <sub>0-7/8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.  $^{[5]}$ Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential .....-0.5V to +7.0V DC Voltage Applied to Outputs in High Z State ......-0.5V to +7.0V DC Input Voltage<sup>[6]</sup>.....-0.5V to +7.0V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch Up Current	. >200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Condition	s		14-15 15-15	7C14	Unit	
	·		Min	Max	Min	Max		
V <sub>OH</sub>	Output HIGH Voltage	$V_{\rm CC}$ = Min., $I_{\rm OH}$ = -4.0 mA	2.4		2.4		V	
$V_{OL}$	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 4.0 mA		0.4		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage			2.2		2.2		V
V <sub>IL</sub>	Input LOW Voltage				0.8		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-10	+10	-10	+10	μА
I <sub>OZ</sub>	Output Leakage Current	Outputs Disabled, GND < V <sub>C</sub>	o ≤ V <sub>CC</sub>	-10	+10	-10	+10	μА
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	Commercial		220		180	mA
		Outputs Disabled	Industrial				190	V V V V μΑ μΑ
I <sub>SB1</sub>	Standby Current	$\overline{CE}_L$ and $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[7]}$	Commercial		60		40	mA
	(Both Ports TTL Levels)	$f = f_{MAX}^{II}$	Industrial				50	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_L$ or $\overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[7]}$	Commercial		130		110	mA
	(One Port TTL Level)	$f = f_{MAX}^{II}$	Industrial				120	
I <sub>SB3</sub>	Standby Current	Both Ports	Commercial		15		15	mA
	(Both Ports CMOS Levels)	$\overline{\text{CE}}$ and $\overline{\text{CE}}_{\text{R}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ , $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{V}_{\text{IN}} \le 0.2\text{V}$ , $\text{f} = 0^{[7]}$	Industrial				30	
I <sub>SB4</sub>	Standby Current	One Port	Commercial		125		100	mA
	(One Port CMOS Level)	$\overline{CE}_L$ or $\overline{CE}_R \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , Active Port Outputs, $f = f_{MAX}^{[7]}$	Industrial				115	

- 5. The Voltage on any input or I/O pin cannot exceed the power pin during power up.
  6. Pulse width < 20 ns.
  7. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>



### **Electrical Characteristics**

Over the Operating Range (continued)


Parameter	Description	Test Condition	s		14-35 15-35	7C14	Unit	
			Min	Max	Min	Max		
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -4.0 mA	2.4		2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA			0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$ $V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$ $V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $V_{CC} = Industrial$ $V_{CC} =$		2.2		2.2		V
V <sub>IL</sub>	Input LOW Voltage				0.8		0.8	V
I <sub>IX</sub>	Input Leakage Current	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$ $V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$ $V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$ $V_{CC} = Min., I_{OL} = 0 \text{ mA}$ $V_{CC} = Max., I_{OUT} = 0 \text{ mA}$ $V_{CC} $		-10	+10	-10	+10	μА
I <sub>OZ</sub>	Output Leakage Current	Outputs Disabled, GND < V <sub>C</sub>	o ≤ V <sub>CC</sub>	-10	+10	-10	+10	μА
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	Commercial		160		160	mA
		Outputs Disabled	Industrial		180		180	
I <sub>SB1</sub>	Standby Current	$\overline{CE}_{L}$ and $\overline{CE}_{R} \ge V_{IH}$ ,	Commercial		30		30	mA
	(Both Ports TTL Levels)	$f = f_{MAX}^{I/J}$	Industrial		40		40	
I <sub>SB2</sub>	Standby Current	"	Commercial		100		100	mA
	(One Port TTL Level)	$f = f_{MAX}^{I/J}$	Industrial		110		110	
I <sub>SB3</sub>	Standby Current	Both Ports	Commercial		15		15	mA
	(Both Ports CMOS Levels)	CE and $CE_R \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0^{[7]}$	Industrial		30		30	
I <sub>SB4</sub>	Standby Current	One Port	Commercial		90		90	mA
	(One Port CMOS Level)	CE <sub>L</sub> or CE <sub>R</sub> $\geq$ V <sub>CC</sub> $-$ 0.2V, V <sub>IN</sub> $\geq$ V <sub>CC</sub> $-$ 0.2V or V <sub>IN</sub> $\leq$ 0.2V, Active Port Outputs, f = f <sub>MAX</sub> <sup>[7]</sup>	Industrial		100		100	

### Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	15	pF

Figure 4. AC Test Loads and Waveforms





### **Switching Characteristics**

Over the Operating Range<sup>[8]</sup>

Parameter	Description		14-15 15-15		44-25 45-25	7C14 7C14	44-35 45-35	7C144-55 7C145-55		ns n
	·	Min	Max	Min	Max	Min	Max	Min	Max	
READ CYCLE										
t <sub>RC</sub>	Read Cycle Time	15		25		35		55		ns
t <sub>AA</sub>	Address to Data Valid		15		25		35		55	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		15		25		35		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		10		15		20		25	ns
t <sub>LZOE</sub> <sup>[9, 10,11]</sup>	OE Low to Low Z	3		3		3		3		ns
t <sub>HZOE</sub> [9, 10,11]	OE HIGH to High Z		10		15		20		25	ns
t <sub>LZCE</sub> <sup>[9, 10,11]</sup>	CE LOW to Low Z	3		3		3		3		ns
t <sub>HZCE</sub> [9, 10,11]	CE HIGH to High Z		10		15		20		25	ns
t <sub>PU</sub> <sup>[11]</sup>	CE LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub> <sup>[11]</sup>	CE HIGH to Power-Down		15		25		35		55	ns
WRITE CYCLE					_					
t <sub>WC</sub>	Write Cycle Time	15		25		35		55		ns
t <sub>SCE</sub>	CE LOW to Write End	12		20		30		45		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		20		30		45		ns
t <sub>HA</sub>	Address Hold From Write End	2		2		2		2		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	Write Pulse Width	12		20		25		40		ns
t <sub>SD</sub>	Data Set-Up to Write End	10		15		15		25		ns
t <sub>HD</sub>	Data Hold From Write End	0		0		0		0		ns
t <sub>HZWE</sub> <sup>[10,11]</sup>	R/W LOW to High Z		10		15		20		25	ns
t <sub>LZWE</sub> <sup>[10,11]</sup>	R/W HIGH to Low Z	3		3		3		3		ns
t <sub>WDD</sub> <sup>[12]</sup>	Write Pulse to Data Delay		30		50		60		70	ns
t <sub>DDD</sub> <sup>[12]</sup>	Write Data Valid to Read Data Valid		25		30		35		40	ns

<sup>8.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 30-pF load capacitance.

<sup>9.</sup> At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .

<sup>10.</sup> Test conditions used are Load 3.

 $<sup>{\</sup>bf 11. \ This \ parameter \ is \ guaranteed \ but \ not \ tested.}$ 

<sup>12.</sup> For information on part-to-part delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.



## **Switching Characteristics** (continued)

Over the Operating Range<sup>[8]</sup>

Parameter	Description		44-15 45-15		14-25 15-25		14-35 15-35		44-55 45-55	Unit	
		Min	Max	Min	Max	Min	Max	Min	Max		
BUSY TIMING[	13]										
t <sub>BLA</sub>	BUSY LOW from Address Match		15		20		20		30	ns	
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		15		20		20		30	ns	
t <sub>BLC</sub>	BUSY LOW from CE LOW		15		20		20		30	ns	
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		15		20		20		30	ns	
t <sub>PS</sub>	Port Set-Up for Priority	5		5		5		5		ns	
t <sub>WB</sub>	R/W LOW after BUSY LOW	0		0		0		0		ns	
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	13		20		30		30		ns	
t <sub>BDD</sub>	BUSY HIGH to Data Valid		15		25		35		55	ns	
INTERRUPT TI	MING <sup>[13]</sup>										
t <sub>INS</sub>	INT Set Time		15		25		25		35	ns	
t <sub>INR</sub>	INT Reset Time		15		25		25		35	ns	
SEMAPHORE	TIMING										
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		10		15		20		ns	
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		5		5		ns	
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		5		5		ns	

**Note** 13. Test conditions used are Load 2.



### **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Either Port Address Access)<sup>[14, 15]</sup>




Figure 6. Read Cycle No. 2 (Either Port CE/OE Access)[14, 16, 17]





Figure 7. Read Timing with Port-to-Port Delay (M/S=L)<sup>[18, 19]</sup>



- 14. R/W is HIGH for read cycle.
- 15. Device is continuously selected  $\overline{CE} = LO\underline{W}$  and  $\overline{OE} = LOW$ . This waveform cannot be used for semaphore reads.
- 16. Address valid prior to or coincident with CE transition LOW.

  17. CE<sub>L</sub> = L, SEM = H when accessing RAM. CE = H, SEM = L when accessing semaphores.
- 18.  $\overline{BUSY} = HIGH$  for the writing port.
- 19.  $\overline{CE}_L = \overline{CE}_R = LOW$ .



Figure 8. Write Cycle No. 1: OE Three-State Data I/Os (Either Port)[20, 21, 22]





Figure 9. Write Cycle No. 2: R/W Three-State Data I/Os (Either Port)[20, 22, 23]



- 20. The internal write time of the memory is defined by the overlap of CE or SEM LOW and RW LOW. Both signals must be LOW to initiate a write, and either signal car terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

  21. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tpwE or (tHZWE + tsp) to allow the I/O drivers to turn off and data to be placed on the bus for the required tsp. If OE is HIGH during a R/W controlled write cycle (as in this example), this requirement does not apply and the write pulse car be as short as the specified tpwE.

  22. R/W must be HIGH during all address transitions.
- 23. Data I/O pins enter high impedance when  $\overline{OE}$  is held LOW during write.



Figure 10. Semaphore Read After Write Timing, Either Side<sup>[24]</sup>





Figure 11. Semaphore Contention<sup>[25, 26, 27]</sup>



- 24.  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle). 25. I/O<sub>0R</sub> = I/O<sub>0L</sub> = LOW (request semaphore);  $\overline{\text{CE}}_{\text{R}}$  =  $\overline{\text{CE}}_{\text{L}}$  = HIGH 26. Semaphores are reset (available to both ports) at cycle start.

- 27. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



Figure 12. Read with BUSY (M/S=HIGH)<sup>[19]</sup>




Figure 13. Write Timing with Busy Input (M/S=LOW)






Figure 14. Busy Timing Diagram No. 1 ( $\overline{\text{CE}}$  Arbitration)[28]





Figure 15. Busy Timing Diagram No. 2 (Address Arbitration)<sup>[28]</sup>

### **Left Address Valid First:**




#### Note

28. If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.




Figure 16. Interrupt Timing Diagrams



<sup>29.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 30.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



Figure 17. Typical DC and AC Characteristics






### **Ordering Information**

### 8K x8 Dual-Port SRAM

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range		
15	CY7C144-15AXC	51-85046	64-Pin Thin Quad Flat Pack (Pb-Free)	Commercial		
	CY7C144-15JXI	51-85005	68-Pin Plastic Leaded Chip Carrier (Pb-Free)	Industrial		
	CY7C144-15AXI	51-85046	64-Pin Thin Quad Flat Pack (Pb-Free)			
25	CY7C144-25AC	51-85046	64-Pin Thin Quad Flat Pack	Commercial		
	CY7C144-25AXC	51-85046 64-Pin Thin Quad Flat Pack (Pb-Free)		1		
55	CY7C144-55AC	51-85046	64-Pin Thin Quad Flat Pack	Commercial		
	CY7C144-55AXC	51-85046	64-Pin Thin Quad Flat Pack (Pb-Free)			
	CY7C144-55JC	51-85005	68-Pin Plastic Leaded Chip Carrier			
	CY7C144-55JXC	51-85005	68-Pin Plastic Leaded Chip Carrier (Pb-Free)			
8K x9 Dual-Port SRAM						
15	CY7C145-15AXC	51-85065	80-Pin Thin Quad Flat Pack (Pb-Free)	Commercial		

### **Package Diagrams**

Figure 18. 64-Pin Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm), 51-85046




51-85046 \*D




### Package Diagrams (continued)

Figure 19. 80-Pin Thin Plastic Quad Flat Pack, 51-85065



51-85065 \*C

Figure 20. 68-Pin Plastic Leaded Chip Carrier, 51-85005





# **Document History Page**

Document Title: CY7C145, CY7C144 8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy Document Number: 38-06034								
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change				
**	110175	SZV	09/29/01	Change from Spec number: 38-00163 to 38-06034				
*A	122285	RBI	12/27/02	Power up requirements added to Maximum Ratings Information				
*B	236752	YDT	See ECN	Removed cross information from features section, added CY7C144-15Al to ordering information section				
*C	393320	YIM	See ECN	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C144-15AXC, CY7C144-15JXC, CY7C144-15AXI, CY7C144-25AXC, CY7C144-55AXC, CY7C144-55JXC, CY7C145-15AXC, CY7C145-35JXC				
*D	2623658	VKN/PYRS	12/17/2008	Added CY7C144-15JXI in the Ordering information table				
*E	2699693	VKN/PYRS	04/29/2009	Corrected defective Logic Block diagram, Pinouts and Package diagrams				
*F	2896210	RAME	03/22/2010	Updated Ordering Information Updated Package Diagrams				



### Sales, Solutions and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

P	r۸	di	116	ets

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

### **PSoC Solutions**

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2005-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06034 Rev. \*F

Revised March 22, 2010

Page 20 of 20