

# 4-Mbit (512 K × 8) MoBL<sup>®</sup> Static RAM

#### **Features**

■ Temperature Ranges
□ Industrial: –40 °C to 85 °C

■ Very high speed: 55 ns

□ Wide voltage range: 2.20 V-3.60 V

■ Pin-compatible with CY62148CV25, CY62148CV30 and CY62148CV33

■ Ultra low active power

□ Typical active current: 1.5 mA at f = 1 MHz

 $\square$  Typical active current: 8 mA at f = f<sub>max</sub> (55-ns speed)

■ Ultra low standby power

■ Easy memory expansion with  $\overline{CE}$ , and  $\overline{OE}$  features

■ Automatic power-down when deselected

■ Complementary metal oxide semiconductor (CMOS) for optimum speed/power

■ Available in Pb-free 32-pin Small-outline integrated circuit (SOIC package)

# **Functional Description**

The CY62148DV30 <sup>[1]</sup> is a high-performance CMOS static RAM organized as 512K words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life  $^{\text{TM}}$  (MoBL $^{\text{S}}$ ) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can be put into standby mode reducing power consumption when deselected ( $\overline{\text{CE}}$  HIGH). The eight input and output pins (I/O0 through I/O7) are placed in a high-impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- When the write operation is active(CE LOW and WE LOW)

Write to the device by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0$  through I/O<sub>7</sub>) is then written into the location specified on the address pins  $(A_0$  through  $A_{18}$ ).

Read from the device by taking Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

For a complete list of related documentation, click here.

# **Logic Block Diagram**



#### Note

1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance	
Thermal Resistance	5
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	


Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	



# **Pin Configuration**

Figure 1. 32-pin SOIC pinout

Top View



# **Product Portfolio**

	V <sub>CC</sub> Range (V)			Power Dissipation								
Product			V <sub>CC</sub> Range (V)		Speed		Operating	I <sub>CC</sub> (mA)		Standby	L. (πΑ)	
Product	Range				(ns)	f = 1 MHz		f = 1 MHz		max	Standby I <sub>SB2</sub> (μA)	
		Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	
CY62148DV30LL	Industrial	2.2	3.0	3.6	55	1.5	3	8	10	2	8	

Note

<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



# **Maximum Ratings**

DC input voltage $^{[3, 4]}$ 0.3 V to $^{\text{V}}$	V <sub>CC(max)</sub> + 0.3 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

# **Operating Range**

Product	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[5]</sup>
CY62148DV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

#### **Electrical Characteristics**

Over the Operating Range

5	D t. C	T1.0		55 ns			11.24
Parameter	Description	lest Co	nditions	Min	<b>Typ</b> [2]	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$	V <sub>CC</sub> = 2.20 V	2.0	_	_	V
		$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 2.70 V	2.4	-	_	V
$V_{OL}$	Output LOW voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20 V	_	_	0.4	V
		I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.70 V	_	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.7$	7 V	1.8	-	V <sub>CC</sub> + 0.3	V
		$V_{CC} = 2.7 \text{ V to } 3.0$	6 V	2.2	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	$V_{CC}$ = 2.2 V to 2.7	7 V	-0.3	_	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		<b>–</b> 1	_	+1	μА
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$	output disabled	<b>–</b> 1	_	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$		8	10	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	1.5	3	mA
I <sub>SB1</sub>	Automatic CE Power-down current – CMOS inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \le 0.2 \text{ V}),$ $\text{f} = \text{f}_{\text{max}} \text{ (address and data only)},$ $\text{f} = 0  (\overline{\text{OE}}, \text{ and } \overline{\text{WE}}), \text{V}_{\text{CC}} = 3.60 \text{ V}$		-	2	8	μА
I <sub>SB2</sub>	Automatic CE Power-down current – CMOS inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{f} = 0, \text{V}_{\text{CC}} = 3.60$	$V$ or $V_{IN} \le 0.2 \text{ V}$ ,	_	2	8	μА

#### Notes

- 3.  $V_{IL(min)} = -2.0 \text{ V}$  for pulse durations less than 20 ns.
- 4.  $V_{IH(max)} = V_{CC} + 0.75 \text{ V for pulse durations less than 20 ns.}$
- 5. Full device AC operation assumes a 100  $\mu$ s ramp time from 0 to  $V_{CC(min)}$  and 200  $\mu$ s wait time after  $V_{CC}$  stabilization.



# Capacitance


Parameter [7]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

# **Thermal Resistance**

Parameter [7]	Description	Test Conditions	SOIC	Unit
U/A	Thermal resistance (junction to ambient)	Still air, soldered on a 3 x 4.5 inch, four-layer printed circuit board	55	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		22	°C/W

# **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	2.5 V (2.2 V – 2.7 V)	3.0 V (2.7 V – 3.6 V)	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V




# **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[6]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	-	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$	_		6	μА
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[7]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[8]</sup>	Operation recovery time		55	-	-	ns

# **Data Retention Waveform**

Figure 3. Data Retention Waveform



- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- Tested initially and after any design or process changes that may affect these parameters.
   Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.



# **Switching Characteristics**

Over the Operating Range

Parameter [9]	Description	55	ns	11!4
Parameter 191	Description	Min	Max	Unit
Read Cycle				•
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	-	55	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	-	55	ns
t <sub>DOE</sub>	OE LOW to data valid	-	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z [10]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [10, 11]	_	20	ns
t <sub>LZCE</sub>	CE LOW to Low Z [10]	10	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [10, 11]	_	20	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-up	_	55	ns
Write Cycle [12	, 13]			
t <sub>WC</sub>	Write cycle time	55	_	ns
t <sub>SCE</sub>	CE LOW to write end	40	_	ns
t <sub>AW</sub>	Address set-up to write end	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address set-up to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	40	_	ns
t <sub>SD</sub>	Data set-up to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [10, 11]	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [10]	10	_	ns

<sup>9.</sup> Test Conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 2 on page 5.

10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

<sup>11.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enter a high impedance state.

The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
 The minimum write cycle pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [14, 15]





Figure 5. Read Cycle No. 2 (OE Controlled) [15, 16]



#### Notes

<sup>14.</sup> Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .


<sup>15.</sup> WE is HIGH for read cycle.

<sup>16.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



# Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [17, 18]



**Notes** 17. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

<sup>18.</sup> If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high-impedance state.

<sup>19.</sup> During this period, the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (CE Controlled) [20, 21]





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [21, 22]



#### Notes

- 20. Data I/O is high impedance if OE = V<sub>IH</sub>.
  21. If CE goes HIGH simultaneously with WE HIGH, the output remains in high-impedance state.
- 22. The minimum write cycle pulse width should be equal to the sum of  $t_{\text{SD}}$  and  $t_{\text{HZWE}}$ .
- 23. During this period, the I/Os are in output state and input signals should not be applied.



# **Truth Table**


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data out (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Output disabled	Active (Icc)
L	L	Х	Data in (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (Icc)

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62148DV30LL-55SXI	51-85081	32-pin SOIC (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.

### **Ordering Code Definitions**




Document Number: 38-05341 Rev. \*I



# **Package Diagrams**

Figure 9. 32-pin SOIC (450 Mils) Package Outline, 51-85081





# Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
MoBL	More Battery Life
SOIC	Small-Outline Integrated Circuit
SRAM	Static Random Access Memory

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
mA	milliampere			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

ocument Title: CY62148DV30, 4-Mbit (512 K × 8) MoBL <sup>®</sup> Static RAM ocument Number: 38-05341					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	127480	06/17/03	HRT	Created new data sheet	
*A	131041	01/23/04	CBD	Changed from Advance to Preliminary	
*B	222180	See ECN	AJU	Changed from Preliminary to Final Added 70 ns speed bin Modified footnote #6 and #12 Removed MAX value for V <sub>DR</sub> on "Data Retention Characteristics" table Modified input and output capacitance values Added Pb-free ordering information Removed 32-pin STSOP package	
*C	498575	See ECN	NXR	Added Automotive-A Operating Range Removed SOIC package from Product Offering Updated Ordering Information Table	
*D	729917	See ECN	VKN	Added SOIC package and its related information Updated Ordering Information Table	
*E	2896036	03/19/10	AJU	Added Table of Contents. Removed inactive parts from Ordering Information. Updated Packaging Information Updated links in Sales, Solutions, and Legal Information.	
*F	3166059	02/08/2011	RAME	Removed Automotive related info Removed 70 ns speed bin related info Remove TSOP and VFBGA package related info Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated to new template.	
*G	4315741	03/20/2014	VINI	Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *E. Updated to new template. Completing Sunset Review.	
*H	4576406	01/16/2015	VINI	Added related documentation hyperlink in page 1. Updated Switching Characteristics: Added Note 13 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 22 and referred the same note in Figure 8.	
*	4702987	03/27/2015	VINI	Updated Maximum Ratings: Referred Notes 3, 4 in "Supply voltage to ground potential". Completing Sunset Review.	



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers

Interface
Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2003-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05341 Rev. \*I Revised March 27, 2015 Page 15 of 15