CY7C168A

## $4 \mathrm{~K} \times 4$ RAM

## Features

- Automatic power-down when deselected

■ Complementary metal oxide semiconductor (CMOS) for optimum speed/power

■ High speed
$\square \mathrm{t}_{\mathrm{AA}}=20 \mathrm{~ns}$

- Low active power口 495 mW

■ Low standby power口 110 mW

■ TTL-compatible inputs and outputs

- $\mathrm{V}_{\mathrm{IH}}$ of 2.2 V

■ Capable of withstanding greater than 2001 V electrostatic discharge

## Functional Description

The CY7C168A is a high-performance CMOS static RAM organized as 4096 by 4-bits. Easy memory expansion is provided by an active LOW chip enable (CE) and three-state drivers. The CY7C168A has an automatic power-down feature, reducing the power consumption by $77 \%$ when deselected.
Writing to the device is accomplished when the chip select ( $\overline{\mathrm{CE}}$ ) and write enable (WE) inputs are both LOW. Data on the four data input/output pins $\left(1 / \mathrm{O}_{0}\right.$ through $\left.\mathrm{I} / \mathrm{O}_{3}\right)$ is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{11}$ ).
Reading the device is accomplished by taking the chip enable ( $\overline{\mathrm{CE}}$ ) LOW, while write enable ( $\overline{\mathrm{WE}}$ ) remains HIGH. Under these conditions, the contents of the location specified on the address pins will appear on the four data input/output pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{l} / \mathrm{O}_{3}$ ).
The input/output pins remain in a high-impedance state when chip enable (CE) is HIGH or write enable (WE) is LOW.
A die coat is used to insure alpha immunity.

## Logic Block Diagram



C168A-1

## Contents

Pin Configuration ..... 3
Selection Guide ..... 3
Maximum Ratings ..... 4
Operating Range ..... 4
Electrical Characteristics ..... 4
Capacitance ..... 5
AC Test Loads and Waveforms ..... 5
Switching Characteristics ..... 6
Switching Waveforms .....
Typical DC and AC Characteristics ..... 8
Ordering Information .....  9
Ordering Code Definitions ..... 9
Package Diagram ..... 9
Acronyms ..... 10
Document Conventions ..... 10
Units of Measure ..... 10
Document History Page ..... 11
Sales, Solutions, and Legal Information ..... 12
Worldwide Sales and Design Support ..... 12
Products ..... 12
PSoC Solutions ..... 12

## Pin Configuration

Figure 1. DIP Top View


## Selection Guide

|  |  | 7C168A-20 |
| :--- | :--- | :---: |
| Maximum access time (ns) | 20 |  |
| Maximum operating current (mA) | Commercial | 90 |
|  | Military | 100 |

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Supply voltage to ground potential (pin 20 to pin 10) $\qquad$ -0.5 V to +7.0 V

DC voltage applied to outputs
in high $Z$ state $\qquad$ -0.5 V to +7.0 V
DC input voltage $\qquad$ -3.0 V to +7.0 V

Output current into outputs (low)................................. 20 mA
Static discharge voltage...........................................> 2001 V (per MIL-STD-883, method 3015) Latch-up current
> 200 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{c c}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions | 7C168A-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage ${ }^{\text {[1] }}$ |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input load current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output leakage current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, output disabled | -10 | +10 | $\mu \mathrm{A}$ |
| los | Output short circuit current ${ }^{[2]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=\mathrm{GND}$ | - | -350 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ operating supply current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{l}_{\text {OUT }}=0 \mathrm{~mA}$ | - | 90 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\text { CE }}$ power-down current | $\operatorname{Max} \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}}$ | - | 40 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ power-down current | Max $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ | - | 20 | mA |

[^0]
## Capacitance ${ }^{[3]}$

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ |  |  | 10 | pF |

## AC Test Loads and Waveforms




Equivalent to: THÉVENIN EQUIVALENT


Note
3. Tested initially and after any design or process changes that may affect these parameters.

## Switching Characteristics

Over the Operating Range ${ }^{[4]}$

| Parameter | Description | 7C168A-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| READ CYCLE |  |  |  |  |
| $t_{\text {RC }}$ | Read cycle time | 20 | - | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to data valid | - | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output hold from address change | 5 | - | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to data valid | - | 20 | ns |
| tLZCE | $\overline{\mathrm{CE}}$ LOW to low $\mathrm{Z}^{[5]}$ | 5 | - | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to high $\mathrm{Z}^{[5,6]}$ | - | 8 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to power-up | 0 | - | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to power-down | - | 20 | ns |
| $\mathrm{t}_{\text {RCS }}$ | Read command set-up | 0 | - | ns |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read command hold | 0 | - | ns |
| WRITE CYCLE ${ }^{[7]}$ |  |  |  |  |
| $t_{\text {wc }}$ | Write cycle time | 20 | - | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\text { CE }}$ LOW to write end | 15 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address set-up to write end | 15 | - | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold from write end | 0 | - | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address set-up to write start | 0 | - | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE }}$ pulse width | 15 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data set-up to write end | 10 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 | - | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to low $Z^{[5]}$ | 7 | - | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to high ${ }^{[5,6]}$ | 5 | - | ns |

## Switching Waveforms

Figure 2. Read Cycle No. $1^{[8,9]}$


Notes
4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{l}_{\mathrm{OL}} / \mathrm{l}_{\mathrm{OH}}$ and 30 pF load capacitance.
5. At any given temperature and voltage condition, $t_{H Z}$ is less than $t_{L Z}$ for all devices. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in part (b) of AC Test Loads and Waveforms.
6. $t_{H Z C E}$ and $t_{H Z W E}$ are tested with $C_{L}=5 \mathrm{pF}$ as in part (a) of Test Loads and Waveforms. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage.
7. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signal must be LOW to initiate a write and either signal can terminate a write by going high. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
8. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
9. Device is continuously selected, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$.

CY7C168A

Switching Waveforms (continued)
Figure 3. Read Cycle ${ }^{[10,11]}$


Figure 4. Write Cycle No. 1 ( $\overline{\mathrm{WE}}$ Controlled ${ }^{[2]}{ }^{2]}$


C168A-7
Figure 5. Write Cycle No. 2 ( $\overline{\mathrm{CS}}$ Controlled) ${ }^{[12,13]}$


## Notes

10. WE is HIGH for read cycle.
11. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
12. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and $\overline{W E}$ LOW. Both signal must be LOW to initiate a write and either signal can terminate a write by going high. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\text { WE }}$ HIGH, the output remains in a high-impedance state.

## Typical DC and AC Characteristics




NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE


TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE




OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT

NORMALIZED Icc vs.CYCLETIME


## Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :---: | :---: | :--- | :---: |
| 20 | CY7C168A-20PXC | P5 | 20-Lead Molded DIP | Commercial |

## Ordering Code Definitions



## Package Diagram

Figure 6. 20-Lead (300-Mil) Molded DIP P5


## Acronyms

| Acronym | Description |
| :--- | :--- |
| CMOS | complementary metal oxide semiconductor |
| CE | chip enable |
| DIP | dual inline package |
| I/O | input/output |
| SRAM | static random access memory |
| TTL | transistor-transistor logic |
| WE | write enable |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ns | nano seconds |
| V | Volts |
| $\mu \mathrm{A}$ | micro Amperes |
| mA | milli Amperes |
| mV | milli Volts |
| mW | milli Watts |
| pF | pico Farad |
| ${ }^{\circ} \mathrm{C}$ | degree Celcius |
| W | Watts |
| $\%$ | percent |

## Document History Page

| Document Title: CY7C168A 4 K × 4 RAM Document Number: 38-05029 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 106815 | 09/10/01 | SZV | Change from Spec number: 38-00095 to 38-05029 |
| *A | 3008799 | 08/19/2010 | AJU | Updated $\mathrm{t}_{\mathrm{AA}}$ to 20 ns under High Speed, 495 mW under Low active power in Features section <br> Updated Figure caption to DIP Top View in Pin Configuration section <br> Updated Selection Guide section with only 7C168A-20 values <br> Updated Operating Range section with only Commercial temperature range <br> Updated Electrical Characteristics section with only 7C168A-20 values <br> Updated Switching Characteristics section with only 7C168A-20 values <br> Updated Ordering Information section with only CY7C168A-20PXC Ordering <br> Code <br> Updated Package Diagram with only the latest revision of "20-Lead (300-Mil) <br> Molded DIP P5" (Figure 6 in page 8) <br> Minor edits and updated in new template |
| *B | 3090588 | 11/19/2010 | AJU | Post to external web. |
| *C | 3097955 | 11/30/2010 | PRAS | No technical updates. Sunset review. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes

    1. $\mathrm{V}_{\mathrm{IL}} \min =-3.0 \mathrm{~V}$ for pulse durations less than 30 ns .
    2. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
