

# CY7C09349AV CY7C09359AV


# 3.3 V 4 K/8 K × 18 Synchronous Dual Port Static RAM

#### Features

- True dual ported memory cells which allow simultaneous access of the same memory location
- Two flow-through/pipelined devices 4 K × 18 organization (CY7C09349AV) □ 8 K × 18 organization (CY7C09359AV)
- Three modes
  - □ Flow-through
  - Pipelined
  - Burst
- Pipelined output mode on both ports allows fast 67-MHz operation
- 0.35-micron complementary metal oxide semiconductor (CMOS) for optimum speed/power
- R/W

Logic Block Diagram

- High-speed clock to data access 9 and 12 ns (max)
- 3.3 V low operating power Active = 135 mA (typical) □ Standby = 10 µA (typical)
- Fully synchronous interface for easier operation
- Burst counters increment addresses internally
  - Shorten cycle times
  - Minimize bus noise
  - Supported in flow-through and pipelined modes
- Dual chip enables for easy depth expansion
- Upper and lower byte controls for bus matching
- Automatic power-down
- Available in 100-pin thin quad flat pack (TQFP)
- For a complete list of related documentation, click here.



Note 1. A<sub>0</sub>-A<sub>11</sub> for 4 K; A<sub>0</sub>-A<sub>12</sub> for 8 K devices.

**Cypress Semiconductor Corporation** Document Number: 001-63888 Rev. \*C

٠

San Jose, CA 95134-1709 408-943-2600 ٠ Revised November 26, 2014



#### **Functional Description**

The CY7C09349AV and CY7C09359AV are high-speed 3.3 V synchronous CMOS 4 K and 8 K  $\times$  18 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory.<sup>[2]</sup> Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid

 $t_{CD2} = 9$  ns (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available  $t_{CD1} = 20$  ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the

LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{CE}_0$  or LOW on  $CE_1$  for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple chip enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with  $\overline{CE}_0$  LOW and  $CE_1$ HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A <u>port's</u> burst counter is loaded with th<u>e port's</u> address strobe (ADS). When the port's count enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin thin quad plastic flatpack (TQFP) packages.




# Contents

Pin Configuration	4
Selection Guide	4
Pin Definitions	5
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	6
AC Test Loads	
Switching Characteristics	7
Switching Waveforms	8
Address Counter Control Operation <sup>[31, 35, 36, 37]</sup>	15
Read/Write and Enable Operation <sup>[31, 32, 33]</sup>	
Ordering Information	
4 K × 18 3.3 V Synchronous Dual-Port SRAM	

Ordering Code Definitions	
Package Diagram	17
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	
Products	20
PSoC® Solutions	20
Cypress Developer Community	
Technical Support	20



## **Pin Configuration**



#### **Selection Guide**

	CY7C09349AV CY7C09359AV _9	CY7C09349AV -12
f <sub>MAX2</sub> (MHz) (pipelined)	67	50
Max access time (ns) (clock to data, pipelined)	9	12
Typical operating current I <sub>CC</sub> (mA)	135	115
Typical standby current for I <sub>SB1</sub> (mA) (both ports TTL level)	20	20
Typical standby current for I <sub>SB3</sub> (µA) (both ports CMOS level)	10	10

3. This pin is NC for CY7C09349AV.



# **Pin Definitions**

Left Port	Right Port	Description				
A <sub>0L</sub> -A <sub>12L</sub>	A <sub>0R</sub> -A <sub>12R</sub>	Address inputs (A <sub>0</sub> -A <sub>11</sub> for 4 K, A <sub>0</sub> -A <sub>12</sub> for 8 K devices).				
ADSL	ADS <sub>R</sub>	Address strobe input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins.				
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>0R</sub> , CE <sub>1R</sub>	Chip enable input. To select either the left or right port, both $\overline{CE}_0$ and $CE_1$ must be asserted to their active states ( $\overline{CE}_0 \leq V_{IL}$ and $CE_1 \geq V_{IH}$ ).				
CLKL	CLK <sub>R</sub>	Clock signal. This input can be free running or strobed. Maximum clock input rate is f <sub>MAX</sub> .				
CNTENL	CNTEN <sub>R</sub>	Counter enable input. Asserting this signal L <u>OW increments the burst address counter of its</u> respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.				
CNTRSTL	CNTRSTR	Counter reset input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.				
I/O <sub>0L</sub> -I/O <sub>17L</sub>	I/O <sub>0R</sub> -I/O <sub>17R</sub>	Data bus input/output (I/O <sub>0</sub> -I/O <sub>15</sub> for ×16 devices).				
LBL	LB <sub>R</sub>	Lower byte select input. Asserting this signal LOW enables read and write operations to the lower byte $(I/O_0-I/O_8$ for x18, $I/O_0-I/O_7$ for x16) of the memory array. For read operations both the LB and OE signals must be asserted to drive output data on the lower byte of the data pins.				
UBL	UB <sub>R</sub>	Upper byte select input. Same function as $\overline{LB}$ , but to the upper byte (I/O <sub>8/9L</sub> -I/O <sub>15/17L</sub> ).				
OEL	OE <sub>R</sub>	Output enable input. This signal must be asserted LOW to enable the I/O data pins during read operations.				
R/WL	R/W <sub>R</sub>	Read/write enable input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.				
FT/PIPE <sub>L</sub>	FT/PIPE <sub>R</sub>	Flow-through/pipelined select input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.				
GND		Ground input.				
NC		No connect.				
V <sub>CC</sub>		Power input.				

# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage temperature –65 °C to +150 °C
Ambient temperature with power applied . –55 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Supply voltage to ground potential–0.5 V to +4.6 V
DC voltage applied to
outputs in high Z state0.5 V to V <sub>CC</sub> + 0.5 V
DC input voltage –0.5 V to $V_{CC}$ + 0.5 V

Output current into outputs (LOW)	20 mA
Static discharge voltage	> 2001 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0 °C to +70 °C	3.3 V ± 300 mV
Industrial	–40 °C to +85 °C	3.3 V ± 300 mV



# **Electrical Characteristics**


Over the Operating Range

	<b>_</b>			CY7C09349AV CY7C09359AV					
Parameter	Description		-9			Unit			
		Min	Тур	Max	Min	Тур	Max		
V <sub>OH</sub>	Output HIGH voltage ( $V_{CC} = Min$ , $I_{OH} = -4$ .	0 mA)	2.4	-	-	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage ( $V_{CC} = Min$ , $I_{OH} = +4.0$	) mA)	-		0.4	-		0.4	V
V <sub>IH</sub>	Input HIGH voltage	2.0		_	2.0		-	V	
V <sub>IL</sub>	Input LOW voltage	Input LOW voltage				-		0.8	V
I <sub>OZ</sub>	Output leakage current	-10		10	-10		10	μA	
I <sub>CC</sub>	Operating current ( $V_{CC} = Max$ ,	Commercial	-	135	230	-	115	180	mA
	I <sub>OUT</sub> = 0 mA) outputs disabled	Industrial		—			155	250	mA
I <sub>SB1</sub>	Standby current (both ports TTL level) <sup>[4]</sup>	Commercial		20	75		20	70	mA
	$CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}$	Industrial		-	_		30	80	mA
I <sub>SB2</sub>	Standby current (one port TTL level) <sup>[4]</sup>	Commercial		95	155		85	140	mA
	$CE_L \text{ or } CE_R \ge V_{IH}, f = f_{MAX}$	Industrial		-	_		95	150	mA
I <sub>SB3</sub>	Standby current (both ports CMOS level) <sup>[4]</sup>	Commercial		10	500		10	500	μA
	$CE_L$ and $CE_R \ge V_{CC} - 0.2$ V, f = 0	Industrial		-	_		10	500	μA
I <sub>SB4</sub>	Standby current (one port CMOS level) <sup>[4]</sup>	Commercial		85	115		75	100	mA
	$CE_L \text{ or } CE_R \ge V_{IH}, f = f_{MAX}$	Industrial		-	_		85	110	mA

#### Capacitance

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = 3.3 V$	10	pF

## AC Test Loads



(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

(c) Three-State Delay (Load 2) (Used for t<sub>CKLZ</sub>, t<sub>OLZ</sub>, & t<sub>OHZ</sub> including scope and jig)

Note\_\_\_\_\_4.  $\overline{CE}_L$  and  $\overline{CE}_R$  are internal signals. To select either the left or right port, both  $\overline{CE}_0$  AND  $CE_1$  must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$  and  $CE_1 \ge V_{IH}$ ).



# **Switching Characteristics**

Over the Operating Range

			CY7C09349AV CY7C09359AV				
		-	9	-	12		
Parameter	Description	Min	Max	Min	Max	Unit	
f <sub>MAX1</sub>	f <sub>Max</sub> flow-through	-	40	-	33	MHz	
f <sub>MAX2</sub>	f <sub>Max</sub> pipelined	-	67	-	50	MHz	
t <sub>CYC1</sub>	Clock cycle time – flow-through	25	-	30	-	ns	
t <sub>CYC2</sub>	Clock cycle time – pipelined	15	-	20	-	ns	
t <sub>CH1</sub>	Clock HIGH time – flow-through	12	-	12	-	ns	
t <sub>CL1</sub>	Clock LOW time – flow-through	12	-	12	-	ns	
t <sub>CH2</sub>	Clock HIGH time – pipelined	6	-	8	_	ns	
t <sub>CL2</sub>	Clock LOW time – pipelined	6	-	8	_	ns	
t <sub>R</sub>	Clock rise time	-	3	-	3	ns	
t <sub>F</sub>	Clock fall time	-	3	-	3	ns	
t <sub>SA</sub>	Address set-up time	4	-	4	-	ns	
t <sub>HA</sub>	Address hold time	1	-	1	-	ns	
t <sub>SC</sub>	Chip enable set-up time	4	-	4	-	ns	
t <sub>HC</sub>	Chip enable hold time	1	-	1	_	ns	
t <sub>SW</sub>	R/W set-up time	4	-	4	_	ns	
t <sub>HW</sub>	R/W hold time	1	-	1	_	ns	
t <sub>SD</sub>	Input data set-up time	4	-	4	-	ns	
t <sub>HD</sub>	Input data hold time	1	-	1	-	ns	
t <sub>SAD</sub>	ADS set-up time	4	-	4	_	ns	
t <sub>HAD</sub>	ADS hold time	1	-	1	-	ns	
t <sub>SCN</sub>	CNTEN set-up time	4	-	4	_	ns	
t <sub>HCN</sub>	CNTEN hold time	1	-	1	_	ns	
t <sub>SRST</sub>	CNTRST set-up time	4	-	4	_	ns	
t <sub>HRST</sub>	CNTRST hold time	1	-	1	-	ns	
t <sub>OE</sub>	Output enable to data valid	-	10	-	12	ns	
t <sub>OLZ</sub>	OE to low Z	2	-	2	-	ns	
t <sub>OHZ</sub>	OE to high Z	1	7	1	7	ns	
t <sub>CD1</sub>	Clock to data valid – flow-through	-	20	-	25	ns	
t <sub>CD2</sub>	Clock to data valid – pipelined	-	9	-	12	ns	
t <sub>DC</sub>	Data output hold after clock HIGH	2	-	2	-	ns	
t <sub>CKHZ</sub>	Clock HIGH to output high Z	2	9	2	9	ns	
t <sub>CKLZ</sub>	Clock HIGH to output low Z	2	2 – 2 –			ns	
Port to por	t delays						
t <sub>CWDD</sub>	Write port clock HIGH to read data delay	_	40	-	40	ns	
t <sub>CCS</sub>	Clock to clock set-up time	-	15	-	15	ns	



#### Switching Waveforms






Figure 3. Read Cycle for Pipelined Operation ( $\overline{FT}$ /PIPE = V<sub>II</sub>)<sup>[5, 6, 7, 8]</sup>



- Notes  $\frac{\overline{OE}}{OE}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge. ADS = V<sub>IL</sub>, CNTEN and CNTRST = V<sub>IH</sub>. 5.
- 6.
- 7.
- The output is disabled (high-impedance state) by  $\overline{CE}_0 = V_{IL}$  or  $CE_1 = V_{IL}$  following the next rising edge of the clock. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 8.






#### Notes


- Notes
  9. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each bank consists of one Cypress dual-port device from this data sheet. <u>ADDRESS(B1) = ADDRESS(B2)</u>.
  10. UB, LB, OE and ADS = V<sub>IL</sub>; CE<sub>1</sub>(B1), CE<sub>1(B2)</sub>, R/W, CNTEN, and CNTRST = V<sub>IH</sub>.
  11. The same waveforms apply for a right port write to flow-through left port read.
  12. <u>CE<sub>0</sub></u>, UB, LB, and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and <u>CNTRST</u> = V<sub>IH</sub>.
  13. OE = V<sub>IL</sub> for the right port, which is being read from. <u>OE</u> = V<sub>IH</sub> for the left port, which is being written to.
  14. If t<sub>CCS</sub> ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t<sub>CWDD</sub>. If t<sub>CCS</sub> > maximum specified, then data is not valid until t<sub>CCS</sub> + t<sub>CD1</sub>. t<sub>CWDD</sub> does not apply in this case.






15. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 16. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals. 17.  $\overline{CE}_0$  and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = V_{IH}$ . 18. During "No operation", data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.






Notes 19.  $\overline{ADS} = V_{IL}$ ,  $\overline{CNTEN}$  and  $\overline{CNTRST} = V_{IH}$ . 20. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 21.  $\underline{Out}$  put state (HIGH, LOW, <u>or high-impedance) is</u> determined by the previous cycle control signals. 22.  $\overline{CE}_0$  and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = V_{IH}$ . 23. During "No operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.









Note \_\_\_\_\_ 24.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ ;  $CE_1$ ,  $R/\overline{W}$  and  $\overline{CNTRST} = V_{IH}$ .






Figure 12. Write with Address Counter Advance (Flow-through or Pipelined Outputs)<sup>[25, 26]</sup>

25.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ . 26. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .






Figure 13. Counter Reset (Pipelined Outputs)<sup>[27, 28, 29, 30]</sup>

Notes

- 27. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 28. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
- 29. CE<sub>0</sub>, UB, and LB = V<sub>IL</sub>. CE<sub>1</sub> = V<sub>IH</sub>.
   30. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.



# Read/Write and Enable Operation<sup>[31, 32, 33]</sup>

		Inputs			Outputs	
OE	CLK	CE0	CE1	R/W	I/O <sub>0</sub> I/O <sub>17</sub>	Operation
Х	Г	Н	Х	Х	High Z	Deselected <sup>[34]</sup>
Х		Х	L	Х	High Z	Deselected <sup>[34]</sup>
Х	Г	L	Н	L	D <sub>IN</sub>	Write
L		L	Н	Н	D <sub>OUT</sub>	Read <sup>[34]</sup>
Н	Х	L	Н	Х	High Z	Outputs disabled

#### Address Counter Control Operation<sup>[31, 35, 36, 37]</sup>

Address	Previous Address	CLK	ADS	CNTEN	CNTRST	I/O	Mode	Operation
х	Х	μ	Х	Х	L	D <sub>out(0)</sub>	Reset	Counter reset to address 0
A <sub>n</sub>	Х	μ	L	Х	Н	D <sub>out(n)</sub>	Load	Address load into counter
Х	A <sub>n</sub>	μ	Н	Н	Н	D <sub>out(n)</sub>	Hold	External address blocked—counter disabled
Х	A <sub>n</sub>		Н	L	Н	D <sub>out(n+1)</sub>	Increment	Counter enabled—internal address generation

Notes

- 31. "X" = "Don't Care," "H" =  $V_{IH}$ , "L" =  $V_{IL}$ . 32. <u>AD</u>S, CNTEN, CNTRST = "Don't Care."

- 33.  $\overrightarrow{OE}$  is an asynchronous input signal. 34. <u>When CE</u> changes state in the pipelined mode, deselection and read happen in the following clock cycle. 35.  $\overrightarrow{CE}_0$  and  $\overrightarrow{OE} = V_{IL}$ ;  $\overrightarrow{CE}_1$  and  $\overrightarrow{RW} = V_{IH}$ . 36. Data shown for flow-through mode; pipelined mode output will be delayed by one cycle. 37. Counter operation is independent of  $\overrightarrow{CE}_0$  and  $\overrightarrow{CE}_1$ .




## **Ordering Information**

#### 4 K × 18 3.3 V Synchronous Dual-Port SRAM


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
9	CY7C09349AV-9AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial
12	CY7C09349AV-12AXC	A100	100-pin Pb-free Thin Quad Flat Pack	Commercial


#### **Ordering Code Definitions**





## Package Diagram







## Acronyms

Acronym	Description		
CE	chip enable		
CLK	clock		
CMOS	complementary metal oxide semiconductor		
I/O	Input/output		
OE	output enable		
SRAM	static random access memory		
TQFP	thin quad flat pack		

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μA	microamperes	
mA	milliamperes	
mV	millivolts	
mW	milliwatts	
ns	nanoseconds	
pF	picofarad	
V	volts	
W	watts	



# **Document History Page**

Document Title: CY7C09349AV/CY7C09359AV, 3.3 V 4 K/8 K × 18 Synchronous Dual Port Static RAM Document Number: 001-63888					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	2998931	09/16/2010	RAME	New data sheet.	
*A	3386551	09/28/2011	ADMU	Updated footnotes. Updated Package Diagram.	
*В	4547288	10/21/2014	ADMU	Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85048 – Changed revision from *E to *I. Updated to new template.	
*C	4580426	11/25/2014	ADMU	Added related documentation hyperlink in page 1.	



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

## **PSoC<sup>®</sup> Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2010-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-63888 Rev. \*C

Revised November 26, 2014

All products and company names mentioned in this document may be the trademarks of their respective holders.