



Power Voltage Monitoring IC with Watchdog Timer Datasheet

Description

The MB3793 is an integrated circuit to monitor power voltage; it incorporates a watchdog timer.

A reset signal is output when the power is cut or falls abruptly. When the power recovers normally after resetting, a power-on reset signal is output to microprocessor units (MPUs). An internal watchdog timer with two inputs for system operation diagnosis can provide a fall-safe function for various application systems.

Features

- Precise detection of power voltage fall: ± 2.5%
- Detection voltage with hysteresis
- Low power dispersion: I_{CC} = 31 μ A (reference)
- Internal dual-input watchdog timer
- Watchdog-timer halt function (by inhibition pin)
- Independently-set watchdog and reset times
- Three types of packages (SOP-8pin): 2 types

Application

■ Arcade Amusement etc.




Contents

Description 1	8. Di
Contents 2	9. O
1. Pin Assignments 3	10. T
2. Pin Description 3	11. A
3. Block Diagram 4	12. N
4. Block Description 5	13. C
5. Absolute Maximum Ratings 5	13.
6. Recommended Operating Conditions 6	14. F
7. Electrical Characteristics 6	15. N
7.1 DC Characteristics 6	Sale
7.2 AC Characteristics 8	

8. Diagram	9
9. Operation Sequence	. 13
10. Typical Characteristics	. 16
11. Application Example	. 19
12. Notes On Use	. 21
13. Ordering Information	. 21
13.1 RoHS Compliance Information	. 21
14. Package Dimensions	. 22
15. Major Changes	. 24
Sales, Solutions, and Legal Information	. 25



1. Pin Assignments




2. Pin Description

Pin No.	Symbol	Descriptions	Pin No.	Symbol	Descriptions
1	RESET	Outputs reset pin	5	V _{CC}	Power supply pin
2	CTW	Watchdog timer monitor time setting pin	6	INH	Inhibit pin
3	CTP	Power-on reset hold time setting pin	7	CK2	Inputs clock 2 pin
4	GND	Ground pin	8	CK1	Inputs clock 1 pin



3. Block Diagram





4. Block Description

1. Comp. S

Comp. S is a comparator with hysteresis to compare the reference voltage with a voltage (V_S) that is the result of dividing the power voltage (V_{CC}) by resistors 1 and 2. When V_S falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect an abnormality when the power is cut or falls abruptly.

2. Output Circuit

The output circuit contains a RESET output control comparator that compares the voltage at the CTP pin to the threshold voltage to release the RESET output if the CTP pin voltage exceeds the threshold value.

Since the reset (RESET) output buffer has CMOS organization, no pull-up resistor is needed.

3. Pulse Generator

The pulse generator generates pulses when the voltage at the CK1 and CK2 clock pins changes to High from Low level (positive-edge trigger) and exceeds the threshold voltage; it sends the clock signal to the watchdog timer.

4. Watchdog Timer

The watchdog timer can monitor two clock pulses. Short-circuit the CK1 and CK2 clock pins to monitor a single clock pulse.

5. Inhibition Pin

The inhibition (INH) pin forces the watchdog timer on/off. When this pin is High level, the watchdog timer is stopped.

6. Logic Circuit

The logic circuit contains flip-flops.

Flip-flop RSFF1 controls the charging and discharging of the power-on reset hold time setting capacitor (C_{TP}).

Flip-flop RSFF2 turns on/off the circuit that accelerates charging of the power-on reset hold time setting capacitor (C_{TP}) at a reset. The RSFF2 operates only at a reset; it does not operate at a power-on reset when the power is turned on.

5. Absolute Maximum Ratings

Parameter		Symbol Conditions			Rating	Unit
		Symbol	Conditions	Min	Max	
Power supply voltage*		V _{CC}	_	-0.3	+7	V
Input voltage*	voltage* CK1 V _{CK1} 0.3		-0.3	$V_{CC} + 0.3 (\le +7)$	V	
	CK2	V _{CK2}	_			
	INH	I _{INH}	_			
Reset output voltage*	RESET	V _{OL} V _{OH}	_	-0.3	$V_{CC} + 0.3 (\le +7)$	V
Reset output current		I _{OL} I _{OH}	_	-10	+10	mA
Power dissipation		P _D	Ta ≤ +85°C	_	200	mW
Storage temperature		Tstg	_	- 55	+125	°C

^{*:} The voltage is based on the ground voltage (0 V).

WARNING:

1. Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.



6. Recommended Operating Conditions

Parameter	Symbol	Conditions		Unit		
Farameter	Symbol	Conditions	Min	Тур	Max	Oille
Power supply voltage	V _{CC}	_	1.2	3.3	6.0	V
Reset (RESET) output current	I _{OL}	_	0	_	+5	mA
	I _{OH}	_	- 5	_	0	
Power-on reset hold time setting capacity	C _{TP}	_	0.001	0.1	10	μF
Watchdog-timer monitoring time setting capacity*	C _{TW}	_	0.001	0.01	1	μF
Operating ambient temperature	Та	_	-40	+25	+85	°C

^{*:} The watchdog timer monitor time range depends on the rating of the setting capacitor.

WARNING:

- 1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.
- 2. Any use of semiconductor devices will be under their recommended operating condition.
- 3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
- 4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

7. Electrical Characteristics

7.1 DC Characteristics

 $(V_{CC} = +3.3 \text{ V. Ta} = +25^{\circ}\text{C})$

Parameter	Symbol	Conditions			Value		
Power supply current	I _{CC}	After exit from	n reset	_	31	45	μΑ
Detection voltage	V _{SL}	V _{CC} falling	V _{CC} falling Ta = +25°C		3.00	3.07	V
			Ta = -40 °C to $+85$ °C	(2.89)*	3.00	(3.11)*	
	V _{SH}	V _{CC} rising	Ta = +25°C	3.00	3.07	3.14	V
			Ta = -40° C to $+85^{\circ}$ C	(2.96)*	3.07	(3.18)*	
Detection voltage hysteresis difference	V _{SHYS}	V _{SH} – V _{SL}		30	70	110	mV
Clock-input threshold voltage	V _{CIH}	CK rising		(0.7)*	1.3	1.9	V
	V _{CIL}	CK falling		0.5	1.0	(1.5)*	V
Clock-input hysteresis	V _{CHYS}		_	(0.1)*	0.3	(0.6)*	V
Inhibition-input voltage	V _{IIH}		_		_	V _{CC}	V
	V _{IIL}	-		0	_	0.8	
Input current	I _{IH}	$V_{CK} = 5 V$		_	0	1.0	μΑ
(CK1, CK2, INH)	I _{IL}	$V_{CK} = 0 V$		-1.0	0	_	μΑ

Document Number: 002-08554 Rev. *B Page 6 of 25



Parameter	Symbol	Conditions		Value		Unit
Reset output voltage	V _{OH}	$I_{\overline{RESET}} = -3 \text{ mA}$	2.8	3.10	_	V
	V _{OL}	$I_{\overline{RESET}} = +3 \text{ mA}$	_	0.12	0.4	V
Reset-output minimum power voltage	V _{CCL}	$I_{\overline{RESET}} = +50 \mu A$	_	0.8	1.2	V

^{*:} The values enclosed in parentheses () are setting assurance values.



7.2 AC Characteristics

 $V_{CC} = +3.3 \text{ V}, \text{ Ta} = +25^{\circ}\text{C}$


Parameter		Sumb al Canditiana			Value		
		Symbol	Conditions	Min	Тур	Max	Unit
Power-on reset hold time		t _{PR}	$C_{TP} = 0.1 \mu F$	30	75	120	ms
Watchdog timer monitor time		t _{WD}	$C_{TW} = 0.01 \mu\text{F},$ $C_{TP} = 0.1 \mu\text{F}$	8	16	24	ms
Watchdog timer reset time		t _{WR}	$C_{TP} = 0.1 \mu F$	2	5.5	9	ms
Clock input pulse width		t _{CKW}	_	500	_	_	ns
Clock input pulse cycle		t _{CKT}	_	20	_	_	μs
Docat (DECET) control to a citien time	Rising	t _r *	$C_L = 50 \text{ pF}$	=	_	500	ns
Reset (RESET) output transition time	Falling	t _f *	$C_L = 50 \text{ pF}$	_	_	500	ns

^{*:} The voltage range is 10% to 90% at testing the reset output transition time.



8. Diagram

Figure 1. Basic Operation (Positive Clock Pulse)








Figure 2. Basic Operation (Negative Clock Pulse)






Figure 3. Single-clock Input Monitoring (Positive Clock Pulse)






Figure 4. Inhibition Operation (Positive Clock Pulse)






Figure 5. Clock Pulse Input Supplementation (Positive Clock Pulse)

9. Operation Sequence

1. Positive Clock Pulse Input

Refer to Figure 1 under "8. Diagram".

2. Negative Clock Pulse Input

Refer to Figure 2 under. "8. Diagram".

The MB3793 operates in the same way whether it inputs positive or negative pulses.

3. Clock Monitoring

To use the MB3793 while monitoring only one clock, connect clock pins CK1 and CK2.

Although the MB3793 operates basically in the same way as when monitoring two clocks, it monitors the clock signal at every other input pulse.

Refer to Figure 3 under "8. Diagram".

4. Description of Operations

The numbers given to the following items correspond to numbers (1) to (13) used in "8. Diagram".

- (1) The MB3793 outputs a reset signal when the supply voltage (V_{CC}) reaches about 0.8 V (V_{CCL})
- (2) If V_{CC} reaches or exceeds the rise-time detected voltage V_{SH} , the MB3793 starts charging the power-on reset hold time setting capacitor C_{TP} . At this time, the output remains in a reset state. The V_{SH} value is 3.07 V (Typ)



- (3) When C_{TP} has been charged for a certain period of time T_{PR} (until the <u>CTP</u> pin voltage exceeds the threshold voltage (V_{th}) after the start of charging), the MB3793 cancels the reset (setting the RESET pin to "H" level from "L" level). The V_{th} value is about 2.4 V with V_{CC} = 3.3 V. The power-on reset hold time t_{PR} is set with the following equation:
 - t_{PR} (ms) $\approx A \times C_{TP}$ (μF)
 - The value of A is about 750 with V_{CC} = 3.3 V. The MB3793 also starts charging the watchdog timer monitor time setting capacitor (C_{TW}).
- (4) When the voltage at the watchdog timer monitor time setting pin C_{TW} reaches the "H" level threshold voltage V_H, the CTW switches from the charge state to the discharge state. The value of V_H is always about 1.24 V regardless of the detected voltage.
- (5) If the CK2 pin inputs a clock pulse (positive edge trigger) when the C_{TW} is being discharged in the CK1-CK2 order or simultaneously, the C_{TW} switches from the discharge state to the charge state. The MB3793 repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses with the system logic circuit operating normally.
- (6) If no clock pulse is fed to the CK1 or CK2 pin within the watchdog timer monitor time t_{WD} due to some problem with the system logic circuit, the CTW pin is set to the "L" level threshold voltage V_L or less and the MB3793 outputs a reset signal (setting the RESET pin to "L" level from "H" level). The value of V_L is always about 0.24 V regardless of the detected voltage.

The watchdog timer monitor time $t_{\mbox{\scriptsize WD}}$ is set with the following equation:

 t_{WD} (ms) $\approx B \times C_{TW}$ (μF)

The value of B is hardly affected by the power supply voltage; it is about 1600 with V_{CC} = 3.3 V.

(7) When a certain period of time t_{WR} has passed (until the CTP pin voltage reaches or exceeds Vth again after recharging the C_{TP}), the MB3793 cancels the reset signal and starts operating the watchdog timer. The watchdog timer monitor reset time t_{WR} is set with the following equation:

 t_{WR} (ms) \approx D x C_{TP} (μ F)

The value of D is 55 with V_{CC} = 3.3 V.

The MB3793 repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses. If no clock pulse is input, the MB3793 repeats operations (6) and (7).

- (8) If V_{CC} is lowered to the <u>fall-time</u> detected voltage (V_{SL}) or less, the CTP pin voltage decreases and the MB3793 outputs a reset signal (setting the RESET pin to "L" level from "H" level). The value of V_{SL} is 3.0 V (Typ).
- (9) When V_{CC} reaches or exceeds V_{SH} again, the MB3793 starts charging the C_{TP}.
- (10) When the CTP pin voltage reaches or exceeds V_{th} , the MB3793 cancels the reset and restarts operating the watchdog timer. It repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses.
- (11) Making the inhibit pin active (setting the INH pin to "H" from "L") forces the watchdog timer to stop operation. This stops only the watchdog timer, leaving the MB3793 monitoring V_{CC} (operations (8) to (10)). The watchdog timer remains inactive unless the inhibit input is canceled. The inhibition (INH) pin must be connecting a voltage of more low impedance, to evade of the noise.
- (12) Canceling the inhibit input (setting the INH pin to "L" from "H") restarts the watchdog timer.
- (13) The reset signal is output when the power supply is turned off to set V_{CC} to V_{SL} or less.



1. Equation of time-setting capacitances (C_{TP} and C_{TW}) and set time

 t_{PR} [ms] $\approx A \times C_{TP}$ [μ F]

 t_{WD} [ms] $\approx B \times C_{TW}$ [μ F]

 t_{WR} [ms] $\approx D \times C_{TP}$ [μF]

Values of A, B, C, and D


Α	В	С	D	Remark
750	1600	0	55	V _{CC} = 3.3 V
1300	1500	0	100	V _{CC} = 5.0 V

2. Example (when C_{TP} = 0.1 μ F and C_{TW} = 0.01 μ F)

	Symbol	V _{CC} = 3.3 V	V _{CC} = 5.0 V
time	t _{PR}	75	130
(ms)	t _{WD}	16	15
	t _{WR}	5.5	10




10. Typical Characteristics



Note: Without writing the value clearly, VCC = 3.3 (V), CTP = 0.1 (μ F), CTW = 0.01 (μ F).









Power-on reset hold time vs.


Operating ambient temperature (When V_{CC} rising)



Watchdog timer reset time vs. Operating ambient





Watchdog timer monitoring time vs.
Operating ambient temperature



Watchdog timer monitoring time t_{WD} (ms)








Power-on reset hold time setting capacitance C_{TP} (μF)

Watchdog timer monitoring time vs. C_{TW} capacitance

setting capacitance C_{TP} (μF)




Watchdog timer monitoring time setting capacitance $C_{TW}\left(\mu F\right)$



11. Application Example

Figure 6. Supply Voltage Monitor and Watchdog Timer (1-clock monitor)









Figure 7. Supply Voltage Monitor and Watching Timer (2-clock monitor)

Figure 8. Supply Voltage Monitor and Watchdog Timer Stop





12. Notes on Use

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
 - For semiconductors, use antistatic or conductive containers.
 - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
 - The work table, tools and measuring instruments must be grounded.
 - The worker must put on a grounding device containing $k\Omega$ to 1 $M\Omega$ resistors in series.
- Do not apply a negative voltage.
 - Applying a negative voltage of -0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

13. Ordering Information

Part Number	Package	Marking	Remarks
MB3793-30APF-□ □ □ E1	8-pin Plastic SOP (SOE008)	3793AN	_
MB3793-30APNF-□ □ □ E1	8-pin Plastic SOP (SOB008)	3793AN	_


13.1 RoHS Compliance Information

The LSI products of Cypress with "E1" are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE).

The product that conforms to this standard is added "E1" at the end of the part number.



14. Package Dimensions



SYMBOL	DI	DIMENSION			
STIMBOL	MIN.	NOM.	MAX.		
Α	_	_	2.25		
A1	0.05		0.20		
D	6	.35 BSC			
E	7	7.80 BSC	;		
E1	ţ	5.30 BSC			
θ	0°		8°		
С	0.13		0.20		
b	0.39	0.47	0.55		
L	0.45	0.60	0.75		
L 1	1.25 REF				
L 2	0.25 BSC				
е		1.27 BSC			

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETER.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- ⚠ DIMENSIONING D INCLUDE MOLD FLASH, DIMENSIONING E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.025 mm PER SIDE. D and E1 DIMENSION ARE DETERMINED AT DATUM H.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.

 DIMENSIONING D and E1 ARE DETERMINED AT THE OUTERMOST


 EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH,

 THE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING

 ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- $\stackrel{igspace}{\triangle}$ DATUMS A & B TO BE DETERMINED AT DATUM H.
- 6. "N" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.
- THE DIMENSION APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm TO 0.25mm FROM THE LEAD TIP.
- ⚠ DIMENSION "b" DOES NOT INCLUDE THE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10mm TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION.
 - THE DAMBAR MAY NOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.
- ⚠ THIS CHAMFER FEATURE IS OPTIONAL. LF IT IS NOT PRESENT, THEN A PIN 1 IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED
- "A1" IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO
 THE LOWEST POINT ON THE PACKAGE BODY EXCLUDING THE LID AND OR
 THERMAL ENHANCEMENT ON CAVITY DOWN PACKAGE CONFIGURATIONS.
- 11. JEDEC SPECIFICATION NO. REF: N/A

002-15857 Rev. **





SYMBOL	DIMENSIONS			
STIMBUL	MIN.	NOM.	MAX.	
Α	1	_	1.75	
A1	0.05	_	0.25	
A2	1.30	1.40	1.50	
D	5.05 BSC.			
Е	6.00 BSC.			
E1	3.90 BSC			
θ	0°		8°	
С	0.15	_	0.25	
b	0.36	0.44	0.52	
L	0.45	0.60	0.75	
L ₁	1.05 REF			
L 2	0.25 BSC			
е	1.27 BSC.			
h	0.40 BSC.			

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETER.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- DIMENSIONING D INCLUDE MOLD FLASH, DIMENSIONING E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.025 mm PER SIDE. D and E1 DIMENSION ARE DETERMINED AT DATIJIM H
- ⚠THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.

 DIMENSIONING D and E1 ARE DETERMINED AT THE OUTERMOST

 EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH,

 THE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING

 ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- ADATUMS A & B TO BE DETERMINED AT DATUM H.
- 6. "N" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.
- ⚠THE DIMENSION APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm TO 0.25mm FROM THE LEAD TIP.
- ⚠ DIMENSION "b" DOES NOT INCLUDE THE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10mm TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION.
 - THE DAMBAR MAY NOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.
- THIS CHAMFER FEATURE IS OPTIONAL. LF IT IS NOT PRESENT, THEN A PIN 1 IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED
- 10. "A1" IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY EXCLUDING THE LID AND OR THERMAL ENHANCEMENT ON CAVITY DOWN PACKAGE CONFIGURATIONS.
- 11. JEDEC SPECIFICATION NO. REF: N/A

002-15856 Rev. **



15. Major Changes

Page	Section	Change Results				
Revision 6.0	Revision 6.0					
-	-	Company name and layout design change				
1	DESCRIPTION	Deleted "There is also a mask option that can detect voltages of 4.9 V to 2.4 V in 0.1-V steps."				

NOTE: Please see "Document History" about later revised information.

Document History

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	_	TAOA	01/30/2015	Migrated to Cypress and assigned document number 002-08449. No change to document contents or format.
*A	5137426	TAOA	03/02/2016	Updated to Cypress template
*B	5613010	HIXT	02/01/2017	Updated Pin Assignments: Change the package name from FPT-8P-M01 to SOE008 Change the package name from FPT-8P-M02 to SOB008 Updated Ordering Information: Change the package name from FPT-8P-M01 to SOE008 Change the package name from FPT-8P-M02 to SOB008 Deleted the part numbers, MB3793-30APF-



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/usb

cypress.com/wireless

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch

Wireless/RF

USB Controllers

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2001-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and obes not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners..

Document Number: 002-08554 Rev. *B Revised February 01, 2017 Page 25 of 25