

DUAL IO-LINK MASTER TRANSCEIVER WITH UARTS PRODUCTION DATA - NOV 27, 2013

E981.12



Features

- 2-port IO-Link Master
- Integrated UART-Interface for each port
- Output drivers with typical 1 Ω
- Supporting external PMOS switches for IO-Link supply (L+) with current limitation
- Wake-up generation support
- ► Supply voltage range V_{VDDH}: 8V − 32V / V_{VDD}: 3.15V - 3.45V
- Over-current & short-circuit protection at output stages with configurable thresholds
- Digital inputs configurable for IO-LINK or IEC 61131-2 compatible interface
- SPI for communication, configuration, and diagnosis
- Under voltage monitor for all supplies
- Over temperature protection

Applications

- IO-Link Master application in modular SPS
- Gateway applications

General Description


This device comes with two independently operating IO-Link MASTER PHYs which make it a perfect fit for 2/4/8/16-port Master applications. Especially for multiport applications the integrated UARTs offer you high flexibility regarding scalability of Master ports and the choice of the μ C used for the application. As the E981.12 allows the support of external MOSFETs for sensor supply, it enables cost-effective and power dissipation optimized system concepts.

The dual IO-Link Master is also available as SIP at RENE-SAS with embedded microcontroller for protocol handling.

Ordering Information

Ordering No.:	Ambient Temp. Range	Package
E98112A39B	-40°C to +105°C	QFN44L7


Typical Application Circuit




 $Elmos \ Semiconductor \ AG \ reserves \ the \ right \ to \ change \ the \ detail \ specifications \ as \ may \ be \ required \ to \ permit \ improvements \ in \ the \ design \ of \ its \ products$

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0069E.02

Functional Diagram



Pin Configuration



Pin Description

Pin	Name	Type 1)	Description
1	SENSE_L1	HV_A_I	Supply current sense input channel 1
2	DR_L1	HV_A_O	PMOS Gate control output channel 1
3	L1	HV_S	Transceiver supply input channel 1
4	CQ_OUT1	HV_A_O	Transmitter output channel 1
5	CQ_IN1	HV_A_I	Receiver / general purpose input channel 1
6	PGND1	HV_S	Power ground channel 1
7	PGND 2	HV_S	Power ground channel 2
8	CQ_IN2	HV_A_I	Receiver / general purpose input channel 2
9	CQ_OUT2	HV_A_O	Transmitter output channel 2
10	L2	HV_S	Transceiver supply input channel 2
11	DR_L2	HV_A_O	PMOS Gate control output channel 2
12	SENSE_L2	HV_A_I	Supply current sense input channel 2
13	GND	S	System ground
14	i.c.		Internally connected. For factory use only. Connect to GND in application
15	SCSN	D_I	SPI chip select input
16	SCLK	D_I	SPI serial clock input
17	MOSI	D_I	SPI master output slave input (data input)
18	MISO	D_O	SPI master input slave output (data output)
19	GND	S	System ground
20	VDD	S	3.3V voltage supply
21	n.c.		not connected
22	n.c.		not connected
23	n.c.		not connected
24	TXEN2	D_I	Transmitter enable channel 2
25	TXD2	D_I	Transmitter input channel 2
26	RXD2	D_O	Receiver output channel 2
27	VDD	S	3.3V voltage supply
28	GND	S	System ground
29	INTN	D_O	Interrupt output (low active)
30	TXD1	D_I	Transmitter input channel 1
31	RXD1	D_0	Receiver output channel 1
32	TXEN1	D_I	Transmitter enable channel 1
33	n.c.		not connected
34	n.c.		not connected
35	n.c.		not connected
36	n.c.		not connected
37	CLK_OUT	D_O	Clock output port
38	VDD	S	3.3V voltage supply
39	GND	S	System ground

1) A = Analog, D = Digital, S = Supply, I = Input, O = Output, B = Bidirectional, HV = High Voltage

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG

Data Sheet

Pin	Name	Type 1)	Description
40	XTAL_OUT	D_O	External quartz
41	XTAL_IN	D_I	External quartz
42	i.c.		Internally connected. For factory use only. To be left open in application
43	n.c.		not connected
44	VDDH	S	High-voltage supply input
-	EP	S	Exposed Die Pad

¹⁾ A = Analog, D = Digital, S = Supply, I = Input, O = Output, B = Bidirectional, HV = High Voltage

1 Absolute Maximum Ratings

Stresses beyond these absolute maximum ratings listed below may cause permanent damage to the device. These are stress ratings only; operation of the device at these or any other conditions beyond those listed in the operational sections of this document is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. All voltages with respect to ground. Currents flowing into terminals are positive, those drawn out of a terminal are negative. PGND1, PGND2, GND1 and the package exposed pad must be soldered to the same GND potential.

Description	Condition	Symbol	Min	Max	Unit
DC voltage at pin VDDH	continuous	V _{SUP}	-0.3	40	V
Transient voltage at pin VDDH (ESD, burst, surge)	t < 500μs	V _{SUP,trans}	-0.3	60	V
DC input voltage at pins CQ_INx	continuous	V _{CO_IN_dc}	-5	40	V
DC input voltage at pins CQ_OUTx	continuous	V _{CO_OUT_dc}	-0.3	V _{DDH} +0.3	V
DC voltage at pins Lx, SENSE_Lx, DR_Lx	continuous	V _{L_CTRL}	-0.3	V+0.3	V
Synchronous transient voltage at pins CQ_OUTx and Lx	t < 500μs	V _{L_CTRL,trans}	-0.3	60	V
Continuous DC voltage at VDD	continuous	V _{VDD}	-0.3	3.6	V
Voltage range for digital interface pins RXDx, TXDx, TXENx, INTN, MISO, MOSI, SCLK, SCSN	continuous	V _{IF}	-0.3	V _{DD} +0.3	V
Maximum IO current at each pin, if not specified otherwise		I _{IO_LUP}	-10	10	mA
Junction temperature	continuous	T _J		150	°C
Storage temperature		T _{STG}	-40	150	°C
ESD protection at pins CQ_OUTx and CQ_INx	AEC-Q100-002 R=1.5kΩ, C=100pF chip level test	V _{CQ_ESD_HBM}	6		kV
ESD protection at pin VDDH	AEC-Q100-002 R=1.5kΩ, C=100pF chip level test	V _{VDDH_ESD_}	6		kV
ESD protection at pins CQ_OUTx and CQ_INx	IEC 61000-4-2 R=330Ω, C=150pF	V _{CQ_ESD}	6		kV
ESD protection at pin VDDH	IEC 61000-4-2 R=330Ω, C=150pF	V _{VDDH_ESD}	6		kV
ESD protection at all other pins	AEC-Q100-002 R=1.5kΩ, C=100pF chip level test	$V_{pin_ESD_HBM}$	2		kV

 $Elmos \ Semiconductor \ AG \ reserves \ the \ right \ to \ change \ the \ detail \ specifications \ as \ may \ be \ required \ to \ permit \ improvements \ in \ the \ design \ of \ its \ products.$

PRODUCTION DATA - NOV 27, 2013

2 Recommended Operating Conditions

Parameters are guaranteed within the range of recommended operating conditions unless otherwise specified. All voltages are referred to ground (0V).

Currents flowing into the circuit have positive values.

The first electrical potential connected to the IC must be GND.

Description	Condition	Symbol	Min	Тур	Max	Unit
Supply voltage at pin VDDH	SIO Mode	V _{VDDH}	8	24	32	٧
Supply voltage at pin VDDH for IOLINK communication	IO_Link Mode	V _{VDDH}	18	24	32	٧
Supply voltage at pin VDD		V _{VDD}	3.15	3.3	3.45	V
Operating ambient temperature range		T _{OP}	-40		+105	°C

3 Thermal Characteristics

Description	Condition	Symbol	Min	Тур	Max	Unit
Thermal resistance junction to case	QFN44L7 ¹⁾	R _{TH_JC_7_ABS}		5		K/W
Thermal resistance junction to ambient, high conductivity	QFN44L7 ¹⁾	R _{TH_JAH_7_ABS}		25		K/W

¹⁾ Values are based on multilayer PCB according to JEDEC JESD-51-5.

4 Electrical Characteristics

 $(V_{VDDH}$ = +8V to +32V for SIO mode, V_{VDD} =3.15V to 3.45V, T_{AMB} = -40°C to +105°C, unless otherwise noted. Typical values are at V_{VDDH} = +24V, V_{VDD} = +3.3V and T_{AMB} = +25°C. Positive currents flow into the device pins.)

Description	Condition	Symbol	Min	Тур	Max	Unit
Power Supplies						
Supply voltage at pin VDDH for SIO mode	SIO mode	V _{supSIO}	8	24	32	V
Supply voltage at pin VDDH for IOLINK communication		V _{suplOLINK}	18	24	32	V
Supply voltage at pin VDD		V _{DD}	3.15	3.3	3.45	V
Supply current at pin VDDH		I _{DDH}		1.0	2.0	mA
Supply current at pin VDD		I _{DD}		3.5	5.5	mA
Supply Monitors						
Under voltage threshold VDDH, L1, L2 to switch-off the transmitters or the external P-FETs		UV _{OFF}	6.5	7	7.5	V
Under voltage monitor threshold at L1 and L2		UV _{IOLINK}	16	17	18	V
Debounce time for under voltage detection at VDDH, L1 and L2		t _{deb_UV}	50		250	μs
VDD undervoltage threshold		V _{DDUV}	2.7		3	V
Hysteresis of VDDUV threshold		V _{DDUVhyst}		0.1		V

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0069E.02

 $(V_{VDDH}$ = +8V to +32V for SIO mode, V_{VDD} =3.15V to 3.45V, T_{AMB} = -40°C to +105°C, unless otherwise noted. Typical values are at V_{VDDH} = +24V, V_{VDD} = +3.3V and T_{AMB} = +25°C. Positive currents flow into the device pins.)

Description	Condition	Symbol	Min	Тур	Max	Unit
Debounce time for VDDUV		t _{deb_VDDUV}	50		250	μs
Hysteresis of VDDPOR signal		V _{DDPORhyst}		0.1		V
VDDPOR threshold		V _{DDPOR}	2.2		2.7	V
voltage difference between VD- DUV threshold and POR		$\begin{pmatrix} \Delta(V_{DDUV^{-}} \\ V_{DDPOR} \end{pmatrix}$		0.3		V
IO-Link Transmitter						
Driver ON resistance	V(Lx) >14V tested at lout = 200mA	R _{on}		1	2	Ω
Driver ON resistance at low supply voltage	8V < V(Lx) < 14V tested at lout = 200mA	R _{ON_low_supply}		2	3	Ω
Over current limitation threshold for CQ_OUT=Low		I _{LIM_L}	550	750	1200	mA
Over current limitation threshold for CQ_OUT=High		I _{LIM_H}	-1200	-750	-550	mA
first (default) configurable over current limitation threshold for CQ_OUT=Low		I _{THL_OFF_CONF1}	300	500	800	mA
second configurable over current limitation threshold for CQ_OUT=Low		I _{THL_OFF_CONF2}	150	250	425	mA
third configurable over current limitation threshold for CQ=Low		I _{THL_OFF_CONF3}	75	150	250	mA
fourth configurable over current limitation threshold for CQ_ OUT=Low		I _{THL_OFF_CONF4}	50	100	175	mA
first (default) configurable over current limitation threshold for CQ_OUT= High		I _{THH_OFF_CONF1}	-800	-500	-300	mA
second configurable over current limitation threshold for CQ_ OUT=High		I _{THH_OFF_CONF2}	-425	-250	-150	mA
third configurable over current limitation threshold for CQ_OUT=High		I _{THH_OFF_CONF3}	-250	-150	-75	mA
fourth configurable over cur- rent limitation threshold for CQ_ OUT=High		I _{THH_OFF_CONF4}	-175	-100	-50	mA
Output voltage rise time in fast mode (bit FAST="1" in CH_CFG	C_{load} = 1-5nF, R_{load} =20k Ω to GND, C/Q H/L transition, 10% - 90%	t _{rhspeed}	100		896	ns
Output voltage rise time in slow mode (bit FAST="0" in CH_CFG)	C_{load} = 1-5nF, R_{load} =20k Ω to GND, C/Q H/L transition, 10% - 90%	t _{rlspeed}	0.8		5.2	μs

 $(V_{VDDH}$ = +8V to +32V for SIO mode, V_{VDD} =3.15V to 3.45V, T_{AMB} = -40°C to +105°C, unless otherwise noted. Typical values are at V_{VDDH} = +24V, V_{VDD} = +3.3V and T_{AMB} = +25°C. Positive currents flow into the device pins.)

Description	Condition	Symbol	Min	Тур	Max	Unit
Output voltage fall time in fast mode (bit FAST="1" in CH_CFG	C_{load} = 1-5nF, R_{load} =20k Ω to GND, C/Q L/H transition, 10% - 90%	t _{fhspeed}	100		896	ns
Output voltage fall time in slow mode (bit FAST="0" in CH_CFG)	C_{load} = 1-5nF, R_{load} =20k Ω to GND, C/Q L/H transition, 10% - 90%	t _{flspeed}	0.8		5.2	μs
Transmit propagation delay from TXD to CQ_OUT	V(Lx)= 24V bit FAST="0	t _{pd_Ispeed}		2.5 1)		μs
Transmit propagation delay from TXD to CQ_OUT	V(Lx)= 24V bit FAST="1"	t _{pd_hspeed}		1.2 1)		μs
Duty Cycle 1 ³⁾	VTHHs _{IOLINK} (max), VTHLs (max) ²⁾	D _{min,1}	0.386			
Duty Cycle 2 ³⁾	VTHHs _{IOLINK} (min), VTHLs(min) ²⁾	D _{max,2}			0.591	
Wake-up pulse duration	Wake-up request	t _{wu}	75	80	85	μs
OFF time after wake-up pulse	Wake-up procedure	t _{dOFF_WU}		350	400	μs
ON time with overload		t _{dON_OL}	85	100	115	μs
First OFF time after first ON or wake-up pulse		t _{dOFF1_OL}		200 *t _{dON_OL}		μs
OFF time after overload detection, default value	TDOFF1,2= "00"	t _{dOFF2_OL_}		200 *t _{dON_OL}		μs
OFF time after overload detection, configured	TDOFF1,2= "01"	t _{dOFF2_OL_}		120 *t _{don_ol}		μs
OFF time after overload detection, configured	TDOFF1,2= "10"	t _{dOFF2_OL_}		64 *t _{dON_OL}		μs
OFF time after overload detection, configured	TDOFF1,2= "11"	t _{dOFF2_OL_}		320 *t _{dON OL}		μs
Debounce time for over current detection		t _{debOL}		15		μs
IO-Link Receiver						
Input threshold high for IEC61131-2 type 2	18V < V _{Lx} < 30V	V _{THHsIEC2}	9	10	11	V
Input threshold high for IOLINK and IEC61131-2 type 1	18V < V _{Lx} < 30V	V _{THHSIOLINK}	11	12	13	V
Input threshold low	18V < V _{Lx} < 30V	V _{THLs}	8	9	10	V
Input threshold hysteresis for IEC61131-2 type 2	18V < V _{Lx} < 30V	V _{HYSsIEC2}	0.5	1	1.5	V
Input threshold hysteresis for IOLINK and IEC61131-2 type 1	18V < V _{Lx} < 30V	V _{HYSs_IOLINK}	2	3	4	V
Receiver input debounce filter time	t _{BIT} depends on BD1/BD0	t _{CQ_deb}		1/9*t _{BIT}		ns

¹⁾ not production tested

²⁾ tested at C_{Load} = 1-5nF; $R_{Load,min}$ =20kOhm to GND; $V(Lx)/R_{Load,max}$ = 15 mA

³⁾ $D = t_{CQH}/2*T_{Bit}$

 $(V_{VDDH}$ = +8V to +32V for SIO mode, V_{VDD} =3.15V to 3.45V, T_{AMB} = -40°C to +105°C, unless otherwise noted. Typical values are at V_{VDDH} = +24V, V_{VDD} = +3.3V and T_{AMB} = +25°C. Positive currents flow into the device pins.)

Description	Condition	Symbol	Min	Тур	Max	Unit
Input pull down current 1 for input IEC61131-2 type 2	PD-Source enabled V _{co_INx} > 5 V	 pdown1	6	8	12	mA
Input pull down current 2 for input IEC61131-2 type 2	PD-Source enabled V _{co INx} > 5 V	l _{pdown2}	2	4	7	mA
UART						
UART master tolerance		UART			0.1	%
UART receiver detects IDLE after N _{BIT,IDLE} * bit times	at least one byte UART reception be- fore	N _{BIT,IDLE}		5		
TRX buffer memory size		n _{MEM}		127		byte
IO-Link Cycle Timer						
IO-Link Cycle Time	UART of channel ena- bled	T _{CYC}	0.5		348	ms
Granularity of TCYC	depending on PRSC[1:0]	T _{CYC_STEP}	0.5		4	ms
Low pulse @ pin SCSN for synchro- nization event	no SCK pulse	t _{IOSYNC}	10			μs
Oscillator						
Internal oscillator frequency		f _{OSC,INT}	-5%	8	+5%	MHz
Oscillator frequency accuracy with external quarz	external chrystal 50ppm	f _{osc,Quartz}	-0.01%		+0.01%	MHz
PLL						
Internal synchronization clock	Quarz enabled or XTAL_IN insertion	f		1.0125		kHz
Synchronization clock frequency applied at pin XTAL_IN	Quarz disabled, XTAL_OUT n.c.	f _{XTAL,sync}	-0.02%	f _{sync}	+0.02%	
Frequency of CLK_OUT port, C _{sync}	Output enabled, Quarz enabled	f _{CLK_OUT}	-0.02%	1.0125	+0.02%	kHz
Temperature Monitor						
Shut off over temperature threshold		Тот	150			deg. C
Electrical hysteresis of over-tem- perature shut-off		T _{OT_hyst}		12		deg. C
Host Interface						
High level input voltage		V _{IH}	0.7*V _{VDD}			V
Low level input voltage		V _{IL}			0.3*V _{VDD}	V
High level output voltage	Iload=2mA	V _{OH}	0.8*V _{VDD}			V
Low level output voltage	Iload=-2mA	V _{OL}			0.2*V _{VDD}	V
Input pull-down current	Vpin=V _{VDD}	I _{pd}	10		80	μΑ
Input pull-up current	Vpin=0V	I _{pu}	-80		-10	μΑ
Time between rising edge of SCSN and high impedance at MISO		t _{MISO_Z}			100	ns
MISO data valid time	C _{MISO} < 20 pF	t _{valid}			35	ns
SCK pulsewidth		t _{P_SCK}	125			ns

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0069E.02

 $(V_{VDDH}$ = +8V to +32V for SIO mode, V_{VDD} =3.15V to 3.45V, T_{AMB} = -40°C to +105°C, unless otherwise noted. Typical values are at V_{VDDH} = +24V, V_{VDD} = +3.3V and T_{AMB} = +25°C. Positive currents flow into the device pins.)

Description	Condition	Symbol	Min	Тур	Max	Unit
Time between falling SCSN edge and first rising SCK edge		t _{LS1}	50		2000	ns
Time between last falling SCK edge and rising SCSN edge		t _{LS2}	50			ns
Inter byte gap relevant for two byte access between address and data byte only		t _{IBG}	550			ns
MOSI data setup time		t _{setup}	30			ns
MOSI data hold time		t _{hold}	20			ns
Number of data bytes during burst access to TRX buffers		N _{SPI,burst}	1		127	
IO-Link Supply Control					·	
Shutdown delay 1 including delay of current regulation	PDR_CFG1 [7:6]=00 Power FET dependent	t _{d_OFF1}		1		ms
Shutdown delay 2 including delay of current regulation	PDR_CFG1 [7:6]=01 Power FET dependent	t _{d_OFF2}		4		ms
Shutdown delay 3 including delay of current regulation	PDR_CFG1 [7:6]=10 Power FET dependent	t _{d_OFF3}		10		ms
Shutdown duration 1	PDR_CFG1 [5:4]=00	t _{OFF1}		5		ms
Shutdown duration 2	PDR_CFG1 [5:4]=01	t _{OFF2}		20		ms
Shutdown duration 3	PDR_CFG1 [5:4]=10	t _{OFF3}		50		ms
Over current detection threshold at shunt resistor		V _{IN_OCCOMP}	60	90	120	mV
Voltage drop across shunt in over current limitation state		V _{IN_OC}	70	100	130	mV
Over current debounce time		t _{deb_OCCOMP}		8		μs
Input current at pin SENSE_Lx	V _{SENSE_Lx} =V _{VDDH}	I _{SENSE}	6	10	20	μΑ
Pull up resistance at Pins DR_L1 and DR_L2 in OFF state	$V_{VDDH} - V_{DR_Lx} < 0.8V$	R _{PU_OFFSW}		300	500	Ω
Output voltage at Pins DR_L1 and DR_L2 to switch external PMOS ON	$I_{DR_Lx} = 100 \mu A$	V _{GATE_min}	V _{VDDH} -15	V _{VDDH} -12	V _{VDDH} -5	V
Output voltage at Pins DR_L1 and DR_L2 to switch external PMOS OFF	$I_{DR_{Lx}} = -100 \mu A$	V _{GATE_max}	V _{VDDH} -0.4	V _{VDDH} -0.1	V _{VDDH}	V
Maximum switch-off current for gate of external PMOS	PMOS active V _{DR_L} =V _{VDDH} - 4V V _{shunt} =300mV	I _{max_OFF}	-2	-3.8	-7	mA
Switch-on gate current for gate of external PMOS	PMOS active V _{DR_} =V _{VDDH} - 4V V _{shunt} =55mV	I _{min_NORM}	0.5	1	3.5	mA
Transient response time OFF->ON	PMOS active C _{DR_L} =0.8nF	t _{pd_ON}		10		μs
Transient response time ON->OFF	PMOS active C _{DR_L} =0.8nF	t _{pd_OFF}		10		μs

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0069E.02

5 Functional Description

5.1 Power Supplies

The device has got four supply input pins:

VDDH - 24V supply

L1, L2 – 24V supply for the transceivers VDD – 3.3V supply for the digital blocks

VDDH is the general high-voltage supply pin. It supplies an internal low-voltage regulator for safe power up, internal references and the voltage monitors.

Each of the transmitter supply pins L1 and L2 supplies one of the two internal transmitters. This supply can be controlled by external PMOS transis-

tors. The IC provides the gate voltage for these external transistors and a current monitor to be able to limit the maximum current. If no external current limitated switches are needed the pins L1 and L2 has to be connected to the VDDH supply.

Pin VDD has to be supplied by an external voltage supply with nominal 3.3V. VDD supplies the host interface, the logic block and various other internal blocks. The logic block is set to its initial ("reset") state by a power-on-reset signal, delivered by the VDD monitor.

5.2 Supply Monitor

The supply monitor provides status information of the supply voltages VDD, VDDH, L1 and L2 in SPI register VMON STAT. For each flag an interrupt enable bit (IE)

can be configured in register VMON IE. Read access to register VMON STAT will clear the interrupts.

5.3 VDDH, L1, L2 Monitor

If the supply voltage at L1 or L2 falls below the UV_{IOLINK} threshold this condition is set in the corresponding SPI register only and an interrupt is generated if configured. The transmitters keep active.

If the supply voltage at L1 or L2 falls below the UV_{OFF} threshold the transmitters are disabled.

If the VDDH supply voltage falls below the ${\rm UV_{OFF}}$ threshold the external PMOS-FETs are switched-off.

5.4 VDD Monitor

If the VDD supply voltage falls below the $V_{\tiny DDUV}$ threshold a bit in the register VMON STAT is set. If VDD falls below $V_{\tiny DDPOR}$ threshold a power-on-reset is generated.

5.5 Status and Control Registers

Table 1. Voltage Monitoring Register

Register Name	Address	Description
VMON STAT		CAN-ID [7:0]
VMON IE		CAN-ID [10:8] and CAN-IDE

Table 2. VMON STAT

VMON STAT (0x02)	MSB							LSB
Content	-	-	-	-	L2UV	L1UV	VDDHUV	VDDUV
Reset Value	0	0	0	0	1	1	1	1
Access	R	R	R	R	R	R	R	R
Bit Description	L2UV: 1 = Under voltage at L2 L1UV: 1 = Under voltage at L1 VDDHUV: 1 = Under voltage at VDDH VDDUV: 1 = Under voltage at VDD							

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet OM-No.: 25DS0069E.02

Table 3. VMON IE

VMON IE (0x03)	MSB							LSB
Content	-	-	-	-	L2IE	L1IE	VDDHIE	VDDIE
Reset Value	0	0	0	0	0	0	0	0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Bit Description	L2IE: 1 = Interrupt enable L2 L1IE: 1 = Interrupt enable L1 VDDHIE: 1 = Interrupt enable VDDH VDDIE: 1 = Interrupt enable VDD							

5.6 IO-Link-Transceiver

The device contains two channels with a high-voltage digital transmitter (output: CQ_OUTx) and receiver (input: CQ_INx). The transmitter and receiver are accessible by both — a parallel interface (TXD, TXEN, RXD) and by SPI in IO-Link or SIO mode. The digital pins are supplied by VDD voltage. The input thresholds and output levels are referenced to this voltage.

It can be used in the following ways:

- a) CQ_OUTx is used as standard output (SIO) to drive ohmic loads, inductive loads or bulb lamps
- b) CQ_INx is used as standard digital input type 2 according to IEC 61131-2
- c) CQ_OUTx and CQ_INx are used together as IO-LINK port for data transfer rates of 4.8 kBaud, 38.4 kBaud or 230.4 kBaud.

5.7 IO-Link-Transmitter

The push-pull transmitter is activated with high level on pin TXEN and drives the CQ_OUT pin Low or High in accordance to the inverted logic level on pin TXD. A slope control limits EMC emission.




Figure 1. Transmitter polarity

 $Elmos\ Semiconductor\ AG\ reserves\ the\ right\ to\ change\ the\ detail\ specifications\ as\ may\ be\ required\ to\ permit\ improvements\ in\ the\ design\ of\ its\ products.$

Elmos Semiconductor AG Data Sheet OM-No.: 25DS0069E.02

The transition times can be set for two different slope modes using register CH CFG. The transmitter is operable only if VDD, L+ and chip temperature are within their specified limits. Otherwise the transmitter is disabled.




Figure 2. Transmitter characteristics

5.8 Transmitter Overload

In case of high power dissipation (e.g. due to short circuit of the driver) the chip temperature will increase. To protect the device, an internal over temperature sensor for each driver is implemented. In case of over temperature, the affected driver is disabled. The other output

driver can operate independently.

The transmitters are switched on after a the over temperature condition disappeared. The over temperature flag is set in CH STAT, to generate an interrupt use bit OTIE in TRX CFG




Figure 3. Transmitter characteristics at overload

PRODUCTION DATA - NOV 27, 2013

In case of an over current is detected directly after the transmitter is activated by setting the pin TXEN to high (or Bit STXEN=1), the output current is limited to an over current threshold ILIM_x. The transmitter remains active for T_{doN_OI} . After this time the transmitter is disabled for T_{doPF1_OI} . After this first sequence a cyclic

overcurrent shutdown with a configurable current limitation ($I_{THx_OFF_CONFx}$) and dutycycle (T_{don_OL} / $T_{doFF2_OL_CON-Fx}$) is implemented (see Fig. 4).

The configured dutycycle must not exceed the power dissipation limits of the device.




Figure 4. Transmitter over load sequence

If an overload occurs while the transmitter was already active, it will turn off immediately after a debounce time $T_{deb\ OL}$ for $T_{d\ Off2\ OL}$ followed by the sequence described above using off times $T_{d\ Off2\ OL}$ (see Fig. 5).




Figure 5. Over load while driver was already active

PRODUCTION DATA - NOV 27, 2013

5.9 Transmitter Loads

In SIO mode the external load at CQ_OUT may have resistive, capacitive or inductive characteristic or can be a bulb lamp. The loads can be connected between CQ_OUTx and Lx or between CQ_OUTx and PGNDx.

It is possible to switch the load in the following ways:

TXEN = constant High, switching with TXD

In this case CQ_OUT is driven as push-pull output.

TXD = Low: high-side driver active TXD = High: low-side driver active In case of inductive loads the complementary driver acts as free-wheeling element.

TXD constant, switching with TXEN

In this case the high-side driver (if TXD = Low) or the low-side driver (if TXD = High) is used, so the load is switched either between "Active Low" and "Tristate" or between "Active High" and "Tristate".

In case of inductive loads inherent diodes of the drivers act as free-wheeling elements.

5.10 IO-LINK Receiver

The receiver converts the voltage level at the CQ_IN pin to an inverted logic receive signal which is available at pin RXD and the internal UART. The receiver filter times depends on the configured baudrate. The receiver functionality is available in the specified IO-Link supply range.

The receiver can be configured by bit IEC-2 in TRX CFG

either as standard IO-LINK / IEC61131-2 input or as standard IEC61131-1 input.

The input current source can be activated by bit PDEN in register <u>TRX CFG</u>. Setting bit PDAUTO the current source is disabled while the driver stage is active during SIO mode or communication mode (TXEN=1) in order to reduce power dissipation.

5.11 SIO-Mode

Each C/Q channel can be used as an input or output, while the output can be configured to switch between high side, low side and HiZ.

SIO mode can be used by pins TXEN, TXD, RXD or by SPI

control. The mode can be configured by register CH_CFG. If bit SIO is set to "1" the output control is done by SPI access to register TRX_CFG bits STXD and STXEN. The receiver status can be read by register CH_STAT bit RXD.

5.12 Transceiver UART

The IO-Link Master IC has two integrated UART interfaces. The UART provides the media access and bit decoding / encoding and byte framing capabilities as well. UART timing accuracy of 0.1% depends on the oscillatior configuration described in chapter "Oscillator".

UART mode is activated by SPI register CH_CFG bit UART. For UART mode the bit "SIO" has to be "0". The

UART baudrate has to be configured in register CH_CFG independently for each channel.

The UART byte frame consists of:

- one start bit (value "0")
- eight data bits (LSB first)
- an even parity bit and
- one stop bit (value "1").




Figure 6. Uart byte frame

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products

Elmos Semiconductor AG Data Sheet OM-No.: 25DS0069E.02

DUAL IO-LINK MASTER TRANSCEIVER WITH UARTS PRODUCTION DATA - NOV 27, 2013

Transmission and receive is controlled by the integrated IO-Link cycle timer. For UART communication the internal cycle timer must be configured and enabled (see chapter "IO-Link cycle timer").

Each received byte is checked for correct parity and right framing (stop bit). In case of receive errors the corresponding error flags are set in register RX_STAT and TIM STAT.

The E981.12 provides a 127 byte shared TRX buffer to store transmit and receive frames.

The number of bytes to be transmitted and received must be configured in register UART_TXNUM and UART_RXNUM. As soon as the configured number of bytes was successfully send and the response was received bit RDY in register TIM_STAT is set. Optionally an interrupt can be enabled by RDYIE in register TIM IE.




Figure 7. IO-Link frame and cycle timing

If no further UART characters are observed for longer than T₂, IDLE is detected. If the number of received characters differs from the value in UART_RXNUM (as well as no reception at all was observed), the error flag

NUME will be set in register TIM_STAT. Optionally an interrupt can be enabled by NUMIE in register TIM IE. The interrupt is cleared by read access to TIM STAT.

5.13 Host - PHY Communication

The timing diagram in Fig. 8 shows the communication between host microcontroller and IO-Link Master TRX buffer within one cycle when using the internal UARTs.

Before writing or reading the corresponding buffer the UART hast to be enabled.




Figure 8. Host-PHY communication

After reading the response frame of the current cycle the host has to write the master frame for the next cycle to be transmitted before the current cycle has been ended. The buffered IO-Link master frame is sent by E981.12 starting with the next communication cycle (see chapter "IO-Link cycle timer"). The host microcontroller has to ensure to fill the TRX buffer with the master frame before the next cycle starts. If the TRX buffer access is not finished till the next cycle start (cy-

cle boundary violation), the transmission is started delayed.

The TX bytes written to the TRX buffer by SPI are checked by XOR checksum. If the checksum fails the E981.12 does not transmit data in the next cycle.

The TRX buffer access is implemented as SPI burst access to reduce the SPI communication overhead (see Chapter 5.23 SPI Interface).




Figure 9. UART buffer burst write access




Figure 10. UART buffer burst read access

The buffer is selected by bits [B3:B0]. Channel 1 is selected by 0x5 (0101b). The buffer for channel 2 is selected by 0xA (1010b).

This buffer selection code must not be interpreted as starting address. The buffer read or write access always starts with data byte 0. It is not needed to read or write all 127 bytes. The application has to ensure that the buffer content matches to the number of bytes to be transmitted in register UART TXNUM.

For further information about SPI access see chapter 5.23 SPI Interface.

5.14 Channel Status and Configuration Registers

Table 4. Transceiver Register

Register Name	Address	Description			
Channel 1					
CH CFG	0x10	Channel 1 configuration			
CH STAT	0x11	Channel 1 status and error register			
TRX CFG	0x12	Transceiver config channel 1			
TX OCCFG	0x13	Transmitter over current configuration register channel 1			
UART TXNUM	0x14	Number of Bytes for TX channel 1			
UART RXNUM	0x15	Number of Bytes for RX channel 1			
RX STAT	0x1A	Receiver status and error register channel 1			
Channel 2		-			
CH CFG	0x20	Channel 2 configuration			
CH STAT	0x21	Channel 2 status and error register			
TRX CFG	0x22	Transceiver config channel 2			
TX OCCFG	0x23	Transmitter over current configuration register channel 2			
UART TXNUM	0x24	Number of Bytes for TX channel 2			
UART RXNUM	0x25	Number of Bytes for RX channel 2			
RX STAT	0x2A	Receiver status and error register channel 2			

Table 5. Channel configuration

back to Table 4. Transceiver Register

CH CFG Channel 1 (0x10) Channel 2 (0x20)	MSB							LSB
Content	-	FAST	BD1	BD0	-	-	SIO	UART
Reset Value	0	0	0	0	0	0	0	0
Access	R	R/W	R/W	R/W	R	R	R/W	R/W
Bit Description	BD1 / BD0 :	00 = 4.8 kE 01 = 38.4 k 10 = 230.4 11 = analo 1 = SIO N 0 = SIO w 1 = interr	opes ' selection ar Baud Baud kBaud g mode (TX Node with r vith TXEN, T nal UART is	nd receiver f KEN, TXD, R egister valu TXD, RXD	XD is used f es "SIO" is not	or commur set to "1" (SIO has pric	ority)

Table 6. Channel status and error register

back to Table 4. Transceiver Register

CH STAT Channel 1 (0x11) Channel 2 (0x21)	MSB							LSB
Content	-	-	-	-	TXOC	TXOT	-	RXD
Reset Value	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit Description	TXOC: 1 = Transmitter Overcurrent detected, cleared by read access TXOT: 1 = Transmitter Over temp. detected, cleared by read access RXD: 1 = Current value of filtered receiver status							

DUAL IO-LINK MASTER TRANSCEIVER WITH UARTS

PRODUCTION DATA - NOV 27, 2013

Table 7. Transceiver config

back to Table 4. Transceiver Register

TRX CFG Channel 1 (0x12) Channel 2 (0x22)	MSB							LSB
Content	IEC-2	IPD	PDAUTO	PDEN	OCIE	OTIE	STXD	STXEN
Reset Value	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	RR/W	R/W	R/W	R/W	RR/W
Bit Description	0 = IPD : 1 = 0 = PDAUTO : 1 = 0 = PDEN : 1 = 0 = OCIE : 1 = OTIE : 1 = STXD : 1 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =	Receiver che Receiver che Receiver che Over Curre Over Temp LS active (i HS active (i	nreshold for nannel 1 pu nannel 1 pu nannel 1 pu nannel 1 pu nannel 1 pul ent IRQ ena o IRQ enable n SIO mode n SIO mode	· IO-Link cor II down cur II down cur Receiver pu II down cor II down disa I down disa ble • only)	mmunication rent 1 Ipdo rent 2 Ipdo Il down sou ntrolled by F Ibled Ibled	on wn1 wn2 ırce		

Table 8. Transmitter over current configuration register

back to Table 4. Transceiver Register

TX OCCFG Channel 1 (0x13) Channel 2 (0x23)	MSB							LSB
Content	-	-	TDOFF1	TDOFF0	-	DISOCTH	OCTHR1	OCTHR0
Reset Value	0	0	0	0	0	0	0	0
Access	R	R	R/W	R/W	R	R/W	R/W	R/W
Bit Description	DISOCTH :	TDOFF1 / TDOFF0 : configuration for TdOFF2_OL_CONFx $00 = T_{dOFF2_OL_CONF1}$ $01 = T_{dOFF2_OL_CONF2}$ $10 = T_{dOFF2_OL_CONF3}$ $11 = T_{dOFF2_OL_CONF4}$						R[1:0],

Table 9. Number of Bytes for TX

back to Table 4. Transceiver Register

UART TXNUM Channel 1 (0x14) Channel 2 (0x24)	MSB							LSB
Content	-	NUM6	NUM5	NUM4	NUM3	NUM2	NUM1	NUM0
Reset Value	0	0	0	0	0	0	0	0
Access	R	R/W R/W R/W R/W R/W R/W						
Bit Description	NUM6 NUM0: Number of Bytes to be transmitted							

DUAL IO-LINK MASTER TRANSCEIVER WITH UARTS

PRODUCTION DATA - NOV 27, 2013

Table 10. Number of Bytes for RX

back to Table 4. Transceiver Register

UART RXNUM Channel 1 (0x15) Channel 2 (0x25)	MSB							LSB
Content	-	NUM6	NUM5	NUM4	NUM3	NUM2	NUM1	NUM0
Reset Value	0	0	0	0	0	0	0	0
Access	R	R/W R/W R/W R/W R/W R/W						
Bit Description	Description NUM6 NUM0: Number of Bytes to be received							

Table 11. Receiver status and error register

back to Table 4. Transceiver Register

RX STAT Channel 1 (0x1A) Channel 2 (0x2A)	MSB							LSB
Content	-	-	-	-	-	-	FE	PE
Reset Value	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R
Bit Description	FE: 1 = Framing error (no stop bit), cleared by read access PE: 1 = Parity error, cleared by read access							

5.15 IO-Link Cycle Timer

The IO-Link cycle timer generates the communication cycle. It can be configured in range of 0.4 ms up to 132.8 ms in register TIM PER. The cycle time is configured by selecting one range out of three as shown in Table 12.

Table 12. IO-Link cycle time

PRSC[1:0]	T _{CYC_STEP}	T _{CYC_OFFSET}	T _{cyc}
00b	0.1 ms	N.A.	0.4 6.3 ms
01b	0.4 ms	6.4 ms Offset included	6.4 31.6 ms
10b	1.6 ms	32 ms Offset included	32 132.8 ms
11b	not used		

$$T_{CYC} = T_{CYC_OFFSET} + T_{CYC_STEP} \bullet TIM_PER[5:0]$$

5.16 Cycle Synchronisation

In applications with several channels the device has implemented a cycle synchronization capability.

To enable the cycle synchronization feature set bit SYNC in register TIM CFG to "1".

Because of independent internal oscillator of several devices in multi port applications the synchronization

has to be repeated after certain period of time. This period of time depends on oscillator accuracy and application needs. The cycle timer can be configured to run for a number of cycles determined by bits CNUM[2:0] in register TIM CFG (for details see Table below).

Table 13. Number of cycles without resynchronization in SYNC mode

CNUM[2:0]	Number of free running cycles
000b	0.1 ms
001b	0.4 ms
010b	1.6 ms
011b	not used
100b	
101b	
110b	
111b	

 $Elmos \ Semiconductor \ AG \ reserves \ the \ right \ to \ change \ the \ detail \ specifications \ as \ may \ be \ required \ to \ permit \ improvements \ in \ the \ design \ of \ its \ products.$

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0069E.02

If this number of cycles is reached, the bit WAIT4S in register TIM STAT is set and the cycle timer waits for a resynchronization event from the host controller. Optionally an interrupt can be activated by bit SYNCIE in register TIM IE to indicate that the device is waiting for an resynchronization event (WAIT4S in TIM STAT). This interrupt is set after the number of free running cycles is reached under two conditions:

- the slave response frame is received (number of received characters is equal UART RXNUM)
- · idle is detected

The interrupt is cleared by reading TIM STAT.

The synchronization event is generated by the host micro controller using pin SCSN. If pin SCSN is driven low for T_{IOSYNC} and no SCK pulse is detected during this period the IO-Link Master IC will interpret this low pulse as synchronization event and will start the IO-Link cycle timer for the configured number of cycles immediately.




Figure 11. IO-Link cycle timing with and without synchronisation

5.17 Configuration and Status Register

Table 14. IO-Link Cycle Timer Register

Register Name	Address	Description
Channel 1		
TIM CFG	0x16	Timer config channel 1
TIM IE	0x17	Timer Interrupt enable register channel 1
TIM STAT	0x18	IO-Link Cycle Timer status register channel 1
TIM PER	0x19	IO-Link Cycle Timer Period and Prescale configuration channel 1
Channel 2		
TIM CFG	0x26	Timer config channel 2
TIM IE	0x27	Timer Interrupt enable register channel 2
TIM STAT	0x28	IO-Link Cycle Timer status register channel 2
TIM PER	0x29	IO-Link Cycle Timer Period and Prescale configuration channel 2

DUAL IO-LINK MASTER TRANSCEIVER WITH UARTS

PRODUCTION DATA - NOV 27, 2013

Table 15. Timer config

back to Table 14. IO-Link Cycle Timer Register

TIM CFG Channel 1 (0x16) Channel 2 (0x26)	MSB							LSB
Content	-	-	-	CNUM2	CNUM1	CNUM0	SYNC	EN
Reset Value	0	0	0	0	0	0	0	0
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Bit Description	001 = 010 = 011 = 100 = 110 = 111 = SYNC: 1 = 010 = 011 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111 = 01111	2 cycles 4 cycles 6 cycles 8 cycles 10 cycles 12 cycles 16 cycles 32 cycles	chronisatio		s petween s	syncnronisa	tion	

Table 16. Timer Interrupt enable register

back to Table 14. IO-Link Cycle Timer Register

TIM IE Channel 1 (0x17) Channel 2 (0x27)	MSB							LSB	
Content	NUMIE	RDYIE	SYNCIE	ACCIE	RXEIE	-	-	-	
Reset Value	0	0	0	0	0	0	0	0	
Internal Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
External Access	R/W	R/W	R/W	R/W	R/W	R	R	R	
Bit Description	NUMIE: 1 = Enable RXNUM Error interrupt RDYIE: 1 = Enable RDY interrupt SYNCIE: 1 = Enable SYNC interrupt ACCIE: 1 = Enable Access Error interrupt RXEIE: 1 = Enable RX Error (FE, PE) interrupt								

Table 17. IO-Link Cycle Timer status register

back to Table 14. IO-Link Cycle Timer Register

TIM STAT Channel 1 (0x18) Channel 2 (0x28)	MSB							LSB
Content	NUME	RDY	WAIT4S	ACCE	RXE	IDLE	RX	TX
Reset Value	0	0	0	0	0	0	0	0
Internal Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External Access	R	R	R	R	R	R	R	R
Bit Description	WAIT4S: 1 = ACCE: 1 = RXE: 1 = IDLE: 1 = RX: 1 = RX:	UART_RXN Transmission Cycle time Buffer Acco	UM or no ron and Rece r waits for sess Error: mon or recep rror detecter r in idle pharrunning, R	eception at eption comp synchroniza icro control tion ed (PE, FE) ase	all in currer pleted tion in SYN ller write ac	nt cycle C mode		le active

Table 18. IO-Link Cycle Timer Period and Prescale configuration

back to Table 14. IO-Link Cycle Timer Register

TIM PER Channel 1 (0x19) Channel 2 (0x29)	MSB							LSB		
Content	PRSC1	PRSC0	PER5	PER4	PER3	PER2	PER1	PER0		
Reset Value	0	0	0	0	0	0	0	0		
Internal Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
External Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit Description	PRSC1 / PRSC0 : Cycle timer prescaler 00 = 0.4ms 6.3ms (T _{CYC_STEP} = 0.1ms) 01 = 6.4ms 31.6ms (T _{CYC_STEP} = 0.4ms) 10 = 32.0ms 132.8ms (T _{CYC_STEP} = 1.6ms) 11 = reserved									
	PER5 PER0	Timer p	eriod config	guration in	n · T _{CYC STEP}					

5.18 Wake-Up

The wake-up signal can be generated by external microcontroller using the parallel interface (TXEN, TXD, RXD) or integrated wake-up support.

If the wake-up generation support for the port is enabled in <u>WTIM CFG</u>, the device will generate a signal at CQ_OUTx depending on the CQ_INx level. To apply a wake-up, select wake-up support register for channel x. The exact pulse timing is generated internally. For details see chapter 5.19.

The delay between RXDx evaluation and wake-up pulse

is minimized to reduce collisions by level change of external devices (race condition of wake-up signal and fast changes of device SIO-mode signal)

If the IO-LINK master is requested to send a wake-up symbol, the transmitter is turned on for a time Td_WU in order to perform a level inversion at pin CQ_OUTx. A maximum current (limit I_{LIM_L} or I_{LIM_H}) will be delivered for time T_{d_LWU} . The slave is expected to release the C/Q bus during this time. Afterwards the transmitter drives pin CQ_OUTx to the pre- wake-up pulse level and then turns off for a recovery time of T_{d_LOUT} .




Figure 12. Wake up procedure

The WURQ timer generates the specified IO-Link wakeup request signal for both IO-Link channels selected by bits CH1 / CH2 in register WTIM_CFG.

The wake-up sequence is started immediately after SPI setting bit START in register WTIM_CFG. The host micro

controller can poll WURQ status information or enable a "wake-up completed interrupt".

After $T_{d_off_wu}$ the transmitter is ready to transmit and responds to requests from either TXENx and TXDx or the UART.

5.19 WURQ Status and Control Registers

Table 19. WURQ Timer Register

Register Name	Address	Description
WTIM CFG	0x04	WURQ configuration and status register

Table 20. WURQ configuration and status register

WTIM CFG (0x04)	MSB							LSB
Content	RDY	BUSY	CH2	CH1	RDYIE	-	-	START
Reset Value	0	0	0	0	0	0	0	0
Access	R	R	R/W	R/W	R	R	R	R/W
Bit Description		egister Vake-up sed Vake-up sed Vake-up sed nterrupt fod	i quence ong quence ena quence ena r RDY (wake	oing bled for chabled for chabled bled for chable	annel 2 annel 1 ace complet	ed) enabled	read access	to this

5.20 Oscillator

The oscillator provides the clock for internal and external digital circuitry. The required oscillator accuracy depends on the application concept.

In applications using the parallel communication interface (TXEN, TXD, RXD) the external microcontroller pro-

vides the needed bit time accuracy. In this case the internal oscillator (OSC_{RC}) is sufficient for system control and wakeup pulse generation and no external components are needed.

5.21 PLL

In applications using the internal UARTs and IO-Link cycle timer the system clock accuracy has to be better than 0.1%. The clock system structure is shown in Fig. 13




Figure 13. Clock system structure

DUAL IO-LINK MASTER TRANSCEIVER WITH UARTS

PRODUCTION DATA - NOV 27, 2013

Clock accuracy can be reached by applying either an:

- external quartz at XTAL_IN and XTAL_OUT. No external capacitors are necessary. To increase the robustness to EMI the input XTAL_IN shall be connected to GND if the quartz oscillator is not used.
- or an digital clock signal from an external clock source provided by an external microcontroller or by the CLK_OUT signal of other E981.12 devices used in multi port applications.

This external signal is used to synchronize the internal PLL block.

If $f_{XTAL_{IN}}$ it is excatly f_{SYNC} = 1.0125 kHz the multiplexer automatically switches directly to the XTAL_IN signal path. In this case there is no need to configure the CLK_FAC divider.

In case of higher input frequencies f_{xTAL_IN} is divided by the CLK_FAC divider block to get the 1.0125 kHz f_{sync} signal. The internal multiplexer automatically switches to this signal path.

Table 21. Clock Register Table

Register CLK CTRL configures the XTAL input stage.

- If external clock input at pin XTAL is used Bit ENX has to set to "1"
- If internal quartz oscillator is used Bit ENX and Bit EXTQ has to set to "1"

If the quartz oscillator is not needed it can be disabled to reduce power dissipation.

The CLK_FAC divider has a reset value of 0x1C71 (7281d). Using other quartz frequencies than 7.3728 MHz the CLK_FAC value has to be changed to CLK_FAC = $f_{Ouartz} / C_{sync} - 1$

The CLK_FÁC can be in range of 0x0400 (2048d) up to 0x3FFF (16383d) which allows a wide range of the input frequency. It is recommended to configure the CLK_FAC registers reset condition of the IO-LINK Master IC.

Bit "LOCK" in register CLK_STAT indicates a locked PLL. The PLL has a locking tolerance of approximately 10%. Incorrect CLK_FAC configuration results in locked PLL but incorrect system communication timing.

Register Name	Address	Description
CLK_STAT	0x0C	Clock status register
CLK_CTRL	0x0D	Clock system control
CLK FAC LO	0x0E	Clock divider register
CLK FAC HI	0x0F	Clock divider register

Table 22. Clock system control

CLK_CTRL (0x0D)	MSB							LSB
Content	-	-	-	EXTQ	-	-	CLKOE	ENX
Reset Value	0	0	0	0	0	0	0	0
Internal Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External Access	R	R	R	R/W	R	R	R/W	R/W
Bit Description	0 = CLKOE : 1 = 0 = ENX : 1 =	leave opeı a quartz is =	n) connected ut CLK_OU ut CLK_OU t stage enal	to XTAL_IN T enabled T disabled oled			ce, XTAL_OU	T is disabled

Table 23. Clock divider register low

CLK_FAC_LO (0x0E)	MSB							LSB		
Content	FAC7	FAC6	FAC5	FAC4	FAC3	FAC2	FAC1	FAC0		
Reset Value	0	1	1	1	0	0	0	1		
Internal Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
External Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Bit Description	FAC7: C	FAC7: Clock divider low byte								

 $Elmos \ Semiconductor \ AG \ reserves \ the \ right \ to \ change \ the \ detail \ specifications \ as \ may \ be \ required \ to \ permit \ improvements \ in \ the \ design \ of \ its \ products$

DUAL IO-LINK MASTER TRANSCEIVER WITH UARTS

PRODUCTION DATA - NOV 27, 2013

Table 24. Clock divider register high

CLK_FAC_HI (0x0F)	MSB							LSB	
Content	-	-	FAC13	FAC12	FAC11	FAC10	FAC9	FAC8	
Reset Value	0	0	0	1	1	1	0	0	
Internal Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
External Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W	
Bit Description FAC13: Clock divider high byte									

Table 25. Clock status register

CLK_STAT (0x0C)	MSB							LSB		
Content	-	-	-	PLLE	-	-	-	LOCK		
Reset Value	0	0	0	0	0	0	0	0		
Internal Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
External Access	R	R	R	R	R	R	R	R		
Bit Description		PLLE: 0 = PLL error, cleared by read access LOCK: 1 = PLL locked								

5.22 Clock Distribution

This feature can be used in multi IO-Link channel systems with more than one E981.12 devices.

Using output pin CLK_OUT the accurate f_{sync} clock can be distributed to XTAL_IN of other devices on the PCB. The host has to configure the other master devices ac-

cordingly in CLK_CTRL.

The CLK_OUT port should be enabled after the IO-Link Master device completely configured to ensure the correct output frequency at system startup.

5.23 SPI Interface

The SPI interface is used for configuration, diagnostic and data transfer purposes. The SPI provides 16 bit read and write access as well as burst access to the internal transceiver (TRX) buffers.

The SPI interface consists of the pins SCSN, SCLK, MOSI, MISO, INTN supplied by VDD voltage. The input thresholds and output levels are referenced to this voltage. Digital input pins have pull-up/-down circuits described in chapter "Pinout description"

Several consecutive bytes are transfered during active

chip select form a SPI access. SPI characters are transfered MSB first. The E981.12 uses two different SPI access types:

- Standard register access (16 bit)
- TRX buffer burst access

The first byte of a SPI access is the command byte. It contains:

Bit 7: 0 = read or 1 = write access
 Bit 6: 0 = single or 1 = burst access

• Bits 5/4: always 0

• Bits 3..0: register or buffer code

5.24 Standard Register Access

The standard register access is used for all configuration and status registers. An interbyte gap of t_{IBG} has to be ensured by the host.




Figure 14. SPI single read and write access

5.25 TRX Buffer Burst Access

This access type is used for the UART TRX buffer (see chapter "Transceiver UART").

During burst access the second byte will contain the information about the number of data bytes which are read or written during SPI communication.

SPI transfer is secured by a XOR checksum to detect SPI communication errors. The last byte of the host trans-

mission contains the XOR checksum byte. For host write acces the E981.12 compares this checksum with the calculated checksum. For host read access the host has to compare this checksum with the calculated checksum.

Transmission error is indicated by an interrupt XORIRQ in register ISTAT. This interrupt can not be masked.




Figure 15. UART buffer burst write access




Figure 16. UART buffer burst read access

5.26 SPI Timing





Figure 17. SPI timing

5.27 Interrupt Controller

The interrupt controller generates the output signal at pin INTN. All interrupt sources except of XORIRQ can be masked. ISTAT is the interrupt status register. The interrupt is kept active until the corresponding status register has been read. If all interrupts are masked the software is still able to recognize interrupts by polling the status register.



The following Table lists all modules which can generate interrupts. The interrupts are explained in detail in the corresponding chapters.

Table 26. Interrupt Sources

Interrupt	Module	Description
UART & Timer Interrupt	Transceiver UART and IO-Link cycle timer	wait for Timer SYNC, RXNUM-Error, RDY and Buffer access violation
VMON interrupt	Voltage monitoring	One of the voltages not in specified range
Transmitter interrupt	Transmitter	Overcurrent or Overtemperature at CQ_OUTx
Gate driver interrupt	PMOS gate driver	PMOS Gate driver over current
SPI error interrupt	Host interface	Error during SPI burst access (XOR checksum not correct)
Wake-up ready interrupt	WURQ timer	Wake-up pulse completed

Table 27. Interrupt source register

Register Name	Address	Description
ISTAT	0x00	Interrupt source register

Table 28. ISTAT

ISTAT (0x00)	MSB							LSB
Content	WUIRQ	XORIRQ	PDIRQ	VMIRQ	TXIRQ2	TXIRQ1	TIRQ2	TIRQ1
Reset Value	0	0	0	0	0	0	0	0
External Access	R	R	R	R	R	R	R	R
Bit Description	WUIRQ: 1 = XORIRQ: 1 = PDIRQ: 1 = VMIRQ: 1 = TXIRQ2: 1 = TIRQ1: 1 = TIRQ1: 1 = TIRQ1: 1 =	SPI error IR PMOS gate Voltage mo Transmitte Transmitte IO-Link cyc	Q - XOR che driver IRQ onitoring IR er 2 IRQ er 1 IRQ le timer 2 II	Q RQ	correct			

5.28 IO-Link Supply Control

The IO-Link Supply Control controls the supply voltage Lx using an external PMOS power MOSFETs. The following figure shows the principle.




Figure 18. IO-Link Supply Control

The FET can be activated or deactivated by SPI register PDR_CFG1.

To limit the current in case of failures it is measured using an external shunt resistor. If the voltage drop at the shunt resistor exeeds the threshold $V_{\text{IN_OCCOMP}}$, the overcurrent condition is signaled in SPI register and optionally an interrupt is generated. The overcurrent detection threshold $I_{\text{TH(OC)}}$ is typically $V_{\text{IN_OCCOMP}} / R_{\text{shunt}}$, where R_{shunt} is the external shunt resistance (e.g. $I_{\text{TH(OC)}} = 90 \, \text{mV} / 100 \, \text{mOhm} = 0.9 \, \text{A}$).

The gate of the external FET is controlled according to the voltage drop of the shunt resistor so that the current is limited. The limit $I_{TH(LIM)}$ is given by V_{IN_OC} / Rshunt (e.g. $I_{TH(LIM)}$ = 100mV / 100mOhm = 1A). The external FET is switched off after a configurable time

to limit power dissipation in this state. This event can trigger an interrupt if it has been enabled by OcxIE in

register PDR CFG2.

After a configurable off-time the driver is switched on automatically. The dutycycle of this cyclic switching must be configured in register PDR_CFG1 to keep the external FET within the safe operating area. Both automatic switching-off and switching-on can also be disabled in this register. When automatic switching-on is disabled the FET can be re-enabled by reading the register PDR_STAT only. When automatic switching-off is disabled and an overcurrent has been detected, the FET remains in current limitation state.

The PMOS-Driver can simply work as a switch, when the bit HARDSW in the register PDR_CFG2 is set. In case of detecting an overcurrent the external FET is switched off immediately. In this mode cyclic switching is disabled. To enable the FET after a shutdown the register PDR_STAT has to be read.

QM-No.: 25DS0069E.02

5.29 Status and Control Registers

Table 29. PMOS gate driver register table

Register Name	Address	Description
PDR_CFG1	0x09	Configuration of PMOS gate control
PDR_CFG2	0x0A	Gate control interrupt enable
PDR STAT	0x0B	Gate control status register

Table 30. Configuration of PMOS gate control

PDR_CFG1 (0x09)	MSB							LSB
Content	SHO1	SHO0	SHD1	SHD0	-	-	DR2	DR1
Reset Value	0	0	0	0	0	0	0	0
External Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	SHO1 / SHO0 SHD1 / SHD0 DR2:	2: Shutdo 1 = Driv 0 = Driv 1 = Driv	wn delay, p wn duratio ver L2 enabl ver L2 disab ver L1 enabl ver L1 disab	led ed	Loffx Ert _{offx}			

Table 31. Gate control interrupt enable

PDR_CFG2 (0x0A)	MSB							LSB
Content	-	-	OC2IE	-	-	-	OC1IE	HARDSW
Reset Value	0	0	0	0	0	0	0	0
External Access	R	R	R/W	R	R	R	R/W	R/W
Bit Description	OC2IE: 1 = Over current interrupt enable channel 2 OC1IE: 1 = Over current interrupt enable channel 1 HARDSW: 1 = External driver hard on/off switching							

Table 32. Gate control status register

PDR_STAT (0x0B)	MSB							LSB
Content	-	-	OC2IRQ	L2ON	-	-	OC1IRQ	L10N
Reset Value	0	0	0	0	0	0	0	0
External Access	R	R	R	R	R	R	R	R
Bit Description	OC2IRQ : L2ON : OC1IRQ : L1ON :	1 = Driv 0 = Driv 1 = OC 1 = Driv	ver for L2 er ver for L2 di at L1 shunt ver for L1 er	sabled (by r interrupt fl	egister or C ag. Cleared	OC)		


6 Register Table

Table 33. Register

Register Name	Address	Reference	Description
ISTAT	0x00	Page 28 Table 27	Interrupt source register
VMON STAT	0x02	Page 10 Table 2	Voltage monitor status register
VMON IE	0x03	Page 11 Table 3	Voltage monitor interrupt enable register
WTIM CFG	0x04	Page 23 Table 20	WURQ configuration and status register
PDR_CFG1	0x09	Page 30 Table 30	Configuration of PMOS gate control
PDR_CFG2	0x0A	Page 30 Table 31	Gate control interrupt enable
PDR_STAT	0x0B	Page 30 Table 32	Gate control status register
CLK_STAT	0x0C	Page 25 Table 25	Clock status register
CLK_CTRL	0x0D	Page 24 Table 22	Clock system control
CLK_FAC_LO	0x0E	Page 24 Table 23	Clock divider register
CLK_FAC_HI	0x0F	Page 25 Table 24	Clock divider register
CH CFG	0x10	Page 17 Table 5	Channel 1 configuration
CH STAT	0x11	Page 17 Table 6	Channel 1 status and error register
TRX CFG	0x12	Page 18 Table 7	Transceiver config channel 1
TX OCCFG	0x13	Page 18 Table 8	Transmitter over current configuration register channel 1
<u>UART TXNUM</u>	0x14	Page 18 Table 9	Number of Bytes for TX channel 1
<u>UART RXNUM</u>	0x15	Page 19 Table 10	Number of Bytes for RX channel 1
TIM CFG	0x16	Page 21 Table 15	Timer config channel 1
TIM IE	0x17	Page 21 Table 16	Timer Interrupt enable register channel 1
TIM STAT	0x18	Page 21 Table 17	IO-Link Cycle Timer status register channel 1
TIM PER	0x19	Page 22 Table 18	IO-Link Cycle Timer Period and Prescale configuration channel 1
RX STAT	0x1A	Page 19 Table 11	Receiver status and error register channel 1
CH CFG	0x20	Page 17 Table 5	Channel 2 configuration
CH STAT	0x21	Page 17 Table 6	Channel 2 status and error register
TRX CFG	0x22	Page 18 Table 7	Transceiver config channel 2
TX OCCFG	0x23	Page 18 Table 8	Transmitter over current configuration register channel 2
UART TXNUM	0x24	Page 18 Table 9	Number of Bytes for TX channel 2
UART RXNUM	0x25	Page 19 Table 10	Number of Bytes for RX channel 2
TIM CFG	0x26	Page 21 Table 15	Timer config channel 2
TIM IE	0x27	Page 21 Table 16	Timer Interrupt enable register channel 2
TIM STAT	0x28	Page 21 Table 17	IO-Link Cycle Timer status register channel 2
TIM PER	0x29	Page 22 Table 18	IO-Link Cycle Timer Period and Prescale configuration channel 2
RX STAT	0x2A	Page 19 Table 11	Receiver status and error register channel 2

7 Package Information

The E981.12 is available in a Pb free, RoHS compliant, QFN44L7 plastic package according to JEDEC MO-220 K, variant VKKD-3. The package is classified to Moisture Sensitivity Level 3 (MSL 3) according to JEDEC J-STD-020D with a soldering peak temperature of (260±5) °C.



Description	Symbol		mm		inch			
		min	typ	max	min	typ	max	
Package height	Α	0.80	0.90	1.00	0.031	0.035	0.039	
Stand off	A1	0.00	0.02	0.05	0.000	0.00079	0.002	
Thickness of terminal leads, including lead finish	A3		0.20 REF			0.0079 REF		
Width of terminal leads	b	0.18	0.25	0.30	0.007	0.010	0.012	
Package length / width	D/E		7.00 BSC			0.276 BSC		
Length / width of exposed pad	D2 / E2	5.50	5.65	5.80	0.217	0.223	0.229	
Lead pitch	е		0.5 BSC			0.020 BSC		
Length of terminal for soldering to substrate	L	0.35	0.40	0.45	0.014	0.016	0.018	
Number of terminal positions	N		44			44		

Note: the mm values are valid, the inch values contains rounding errors

PRODUCTION DATA - NOV 27, 2013

8 Marking

8.1 Top Side

- ► Elmos Logo
- ► E981.12A
- XXXPLYWWR@

Signature	Explanation
E/M/T	Volume production / prototype / test circuit
000.01	Elmos project number
Α	Elmos project revision code
XXX	Production lot number
Р	Assembler code
L	Production line code
YWW	Year and week of assembly
R	Mask revision code
@	Elmos internal code

DUAL IO-LINK MASTER TRANSCEIVER WITH UARTS

PRODUCTION DATA - NOV 27, 2013

WARNING - Life Support Applications Policy

Elmos Semiconductor AG is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing Elmos Semiconductor AG products, to observe standards of safety, and to avoid situations in which malfunction or failure of an Elmos Semiconductor AG Product could cause loss of human life, body injury or damage to property. In the development of your design, please ensure that Elmos Semiconductor AG products are used within specified operating ranges as set forth in the most recent product specifications.

General Disclaimer

Information furnished by Elmos Semiconductor AG is believed to be accurate and reliable. However, no responsibility is assumed by Elmos Semiconductor AG for its use, nor for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Elmos Semiconductor AG. Elmos Semiconductor AG reserves the right to make changes to this document or the products contained therein without prior notice, to improve performance, reliability, or manufacturability.

Application Disclaimer

Circuit diagrams may contain components not manufactured by Elmos Semiconductor AG, which are included as means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. The information in the application examples has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Elmos Semiconductor AG or others.

Contact Information

Heinrich-Hertz-Str. 1 • D-44227 Dortmund (Germany)	
Sales and Application Support Office North America	
Elmos NA. Inc.	

: +492317549100 ⊠: sales-germany@elmos.com

: www.elmos.com

32255 Northwestern Highway • Suite 220 Farmington Hills MI 48334 (USA)

Headquarters Elmos Semiconductor AG

> **?:** +12488653200 ⋈: sales-usa@elmos.com

Sales and Application Support Office Korea and Japan B-1007, U-Space 2, #670 Daewangpangyo-ro,

 ${\sf Sampyoung\text{-}dong}, {\sf Bunddang\text{-}gu}, {\sf Sungnam\text{-}si}$ Kyounggi-do 463-400 Korea

2: +82317141131

⊠: sales-korea@elmos.com

Sales and Application Support Office China

Elmos Semiconductor Technology (Shanghai) Co., Ltd. Unit London, 1BF GC Tower • No. 1088 Yuan Shen Road,

Pudong New District • Shanghai, PR China, 200122 **2:** +862151785178 ⊠: sales-china@elmos.com

Sales and Application Support Office Singapore

Elmos Semiconductor Singapore Pte Ltd. 3A International Business Park

#09-13 ICON@IBP • 609935 Singapore **2:** +65 6908 1261 \boxtimes : sales-singapore@elmos.com

© Elmos Semiconductor AG, 2013. Reproduction, in part or whole, without the prior written consent of Elmos Semiconductor AG, is prohibited.

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG **Data Sheet** OM-No.: 25DS0069E.02