## MM74HC4066 Quad Analog Switch

## Features

■ Typical switch enable time: 15ns
■ Wide analog input voltage range: $0 \mathrm{~V}-12 \mathrm{~V}$
■ Low "ON" resistance: 30 typ. (MM74HC4066)
■ Low quiescent current: $80 \mu \mathrm{~A}$ maximum (74HC)
■ Matched switch characteristics
■ Individual switch controls

## General Description

The MM74HC4066 devices are digitally controlled analog switches utilizing advanced silicon-gate CMOS technology. These switches have low "ON" resistance and low "OFF" leakages. They are bidirectional switches, thus any analog input may be used as an output and visa-versa. Also the MM74HC4066 switches contain linearization circuitry which lowers the "ON" resistance and increases switch linearity. The MM74HC4066 devices allow control of up to 12 V (peak) analog signals with digital control signals of the same range. Each switch has its own control input which disables each switch when LOW. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to $\mathrm{V}_{\mathrm{CC}}$ and ground.

## Ordering Information

| Order Number | Package <br> Number | Package Description |
| :--- | :---: | :--- |
| MM74HC4066M | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" <br> Narrow |
| MM74HC4066SJ | M14D | 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| MM74HC4066MTC | MTC14 | 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, <br> 4.4mm Wide |
| MM74HC4066N | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Device also available in Tape and Reel. Specify by appending suffix letter " $X$ " to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.

Connection Diagram


Top View

Truth Table

| Input | Switch |
| :---: | :---: |
| CTL | I/O-O/I |
| L | "OFF" |
| H | "ON" |

## Schematic Diagram



## Absolute Maximum Ratings ${ }^{(1)}$

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 to +15 V |
| $\mathrm{V}_{\text {IN }}$ | DC Control Input Voltage | -1.5 to $\mathrm{V}_{\mathrm{CC}}+1.5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OUT }}$ | DC Switch I/O Voltage | $\mathrm{V}_{\mathrm{EE}}-0.5$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {IK }}, \mathrm{I}_{\text {OK }}$ | Clamp Diode Current | $\pm 20 \mathrm{~mA}$ |
| lout | DC Output Current, per pin | $\pm 25 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | DC $\mathrm{V}_{\text {CC }}$ or GND Current, per pin | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation Note 2 | 600 mW |
|  | S.O. Package only | 500 mW |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (Soldering 10 seconds) | $260^{\circ} \mathrm{C}$ |

## Notes:

1. Unless otherwise specified all voltages are referenced to ground.
2. Power Dissipation temperature derating — plastic " N " package: $-12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 2 | 12 | V |
| $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | DC Input or Output Voltage | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise or Fall Times $V_{C C}=2.0 \mathrm{~V}$ |  | 1000 | ns |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 500 | ns |
|  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ |  | 400 | ns |

DC Electrical Characteristics ${ }^{(3)}$

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\ \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Guaranteed Limits |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum HIGH Level Input Voltage | 2.0 |  |  | 1.5 | 1.5 | 1.5 | V |
|  |  | 4.5 |  |  | 3.15 | 3.15 | 3.15 |  |
|  |  | 9.0 |  |  | 6.3 | 5.3 | 6.3 |  |
|  |  | 12.0 |  |  | 8.4 | 8.4 | 8.4 |  |
| $\mathrm{V}_{\text {IL }}$ | Maximum LOW Level Input Voltage | 2.0 |  |  | 0.5 | 0.5 | 0.5 | V |
|  |  | 4.5 |  |  | 1.35 | 1.35 | 1.35 |  |
|  |  | 9.0 |  |  | 2.7 | 2.7 | 2.7 |  |
|  |  | 12.0 |  |  | 3.6 | 3.6 | 3.6 |  |
| $\mathrm{R}_{\mathrm{ON}}$ | Maximum "ON" Resistance ${ }^{(4)}$ | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{CTL}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{S}}=2.0 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IS}}=\mathrm{V}_{\mathrm{CC}} \text { to } \mathrm{GND} \\ & \text { (Figure 1) } \end{aligned}$ | 100 | 170 | 200 | 220 | $\Omega$ |
|  |  | 9.0 |  | 50 | 85 | 105 | 110 |  |
|  |  | 12.0 |  | 30 | 70 | 85 | 90 |  |
|  |  | 2.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{CTL}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{S}}=2.0 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IS}}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \text { (Figure 1) } \end{aligned}$ | 120 | 180 | 215 | 240 |  |
|  |  | 4.5 |  | 50 | 80 | 100 | 120 |  |
|  |  | 9.0 |  | 35 | 60 | 75 | 80 |  |
|  |  | 12.0 |  | 20 | 40 | 60 | 70 |  |
| $\mathrm{R}_{\mathrm{ON}}$ | Maximum "ON" <br> Resistance Matching | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{CTL}}=\mathrm{V}_{I H}, \\ & \mathrm{~V}_{I S}=\mathrm{V}_{\mathrm{CC}} \text { to } \mathrm{GND} \end{aligned}$ | 10 | 15 | 20 | 20 | $\Omega$ |
|  |  | 9.0 |  | 5 | 10 | 15 | 15 |  |
|  |  | 12.0 |  | 5 | 10 | 15 | 15 |  |
| $\mathrm{I}_{\mathrm{N}}$ | Maximum Control Input Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \mathrm{~V}_{\mathrm{CC}}=2-6 \mathrm{~V} \end{aligned}$ |  | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $I_{\text {IZ }}$ | Maximum Switch "OFF" Leakage Current | 6.0 | $\mathrm{V}_{\mathrm{OS}}=\mathrm{V}_{\mathrm{CC}}$ or GND, <br> $\mathrm{V}_{\text {IS }}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$, <br> $\mathrm{V}_{\mathrm{CTL}}=\mathrm{V}_{\mathrm{IL}}$ (Figure 3) | 10 | $\pm 60$ | $\pm 600$ | $\pm 600$ | nA |
|  |  | 9.0 |  | 15 | $\pm 80$ | $\pm 800$ | $\pm 800$ |  |
|  |  | 12.0 |  | 20 | $\pm 100$ | $\pm 1000$ | $\pm 1000$ |  |
| I I | Maximum Switch "ON" Leakage Current | 6.0 | $\begin{aligned} & V_{\text {IS }}=V_{\mathrm{CC}} \text { to } \mathrm{GND}, \\ & \mathrm{~V}_{\mathrm{CTL}}=\mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{~V}_{\mathrm{OS}}=\text { OPEN (Figure 2) } \end{aligned}$ | 10 | $\pm 40$ | $\pm 150$ | $\pm 150$ | nA |
|  |  | 9.0 |  | 15 | $\pm 50$ | $\pm 200$ | $\pm 200$ |  |
|  |  | 12.0 |  | 20 | $\pm 60$ | $\pm 300$ | $\pm 300$ |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum <br> Quiescent Supply Current | 6.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \\ & \mathrm{I}_{\mathrm{OUT}}=0 \mu \mathrm{~A} \end{aligned}$ |  | 2.0 | 20 | 40 | $\mu \mathrm{A}$ |
|  |  | 9.0 |  |  | 4.0 | 40 | 80 |  |
|  |  | 12.0 |  |  | 8.0 | 80 | 160 |  |

## Notes:

3. For a power supply of $5 \mathrm{~V} \pm 10 \%$ the worst case on resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) occurs for HC at 4.5 V . Thus the 4.5 V values should be used when designing with this supply. Worst case $\mathrm{V}_{I H}$ and $\mathrm{V}_{I L}$ occur at $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ and 4.5 V respectively. (The $\mathrm{V}_{\mathrm{IH}}$ value at 5.5 V is 3.85 V .) The worst case leakage current occurs for CMOS at the higher voltage and so the 5.5 V values should be used.
4. At supply voltages ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}$ ) approaching 2 V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.

## AC Electrical Characteristics

$\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}-6.0 \mathrm{~V} \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}-12 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise specified)

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\ \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. |  | Guaranteed | Limits |  |
| $\mathrm{t}_{\text {PHL }}$, $\mathrm{t}_{\text {PLH }}$ | Maximum Propagation Delay Switch In to Out | 2.0 V |  | 25 | 50 | 30 | 75 | ns |
|  |  | 4.5 V |  | 5 | 10 | 13 | 15 |  |
|  |  | 9.0 V |  | 4 | 8 | 10 | 12 |  |
|  |  | 12.0 V |  | 3 | 7 | 11 | 13 |  |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PZH }}$ | Maximum Switch Turn "ON" Delay | 2.0 V | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 30 | 100 | 125 | 150 | ns |
|  |  | 4.5 V |  | 12 | 20 | 25 | 30 |  |
|  |  | 9.0 V |  | 6 | 12 | 15 | 18 |  |
|  |  | 12.0 V |  | 5 | 10 | 13 | 15 |  |
| $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLZ }}$ | Maximum Switch Turn "OFF" Delay | 2.0 V | $R_{L}=1 \mathrm{k} \Omega$ | 60 | 168 | 210 | 252 | ns |
|  |  | 4.5 V |  | 25 | 36 | 45 | 54 |  |
|  |  | 9.0 V |  | 20 | 32 | 40 | 48 |  |
|  |  | 12.0 V |  | 15 | 30 | 38 | 45 |  |
| $\mathrm{f}_{\text {MAX }}$ | Minimum Frequency Response (Figure 7) $20 \log \left(V_{0} / V_{1}\right)=-3 d B$ | 4.5 V | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{L}}=600 \Omega, \\ & \mathrm{~V}_{\mathrm{IS}}=2 \mathrm{~V}_{\mathrm{P}} \text { at } \\ & \left(\mathrm{V}_{\mathrm{CC}} / 2\right)^{(5)(6)} \\ & \hline \end{aligned}$ | 40 |  |  |  | MHz |
|  |  | 9.0 V |  | 100 |  |  |  |  |
|  | Crosstalk Between any Two Switches (Figure 8) | 4.5 V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=600 \Omega, \\ & \mathrm{~F}=1 \mathrm{MHz}^{(6)(7)} \end{aligned}$ | -52 |  |  |  | dB |
|  |  | 9.0 V |  | -50 |  |  |  |  |
|  | Peak Control to Switch Feedthrough Noise (Figure 9) | 4.5 V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{~F}=1 \mathrm{MHz}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | 100 |  |  |  | mV |
|  |  | 9.0 V |  | 250 |  |  |  |  |
|  | Switch OFF Signal Feedthrough Isolation (Figure 10) | 4.5 V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{~F}=1 \mathrm{MHz}, \\ & \mathrm{~V}_{(\mathrm{CT})} \mathrm{V}_{\mathrm{IL}}(6)(7) \end{aligned}$ | -42 |  |  |  | dB |
|  |  | 9.0 V |  | -44 |  |  |  |  |
| THD | Total Harmonic Distortion (Figure 11) | 4.5 V | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{~F}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{IS}}=4 \mathrm{~V}_{\mathrm{PP}}, \\ & \mathrm{~V}_{\mathrm{IS}}=8 \mathrm{~V}_{\mathrm{PP}} \end{aligned}$ | . 013 |  |  |  | \% |
|  |  | 9.0 V |  | . 008 |  |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | Maximum Control Input Capacitance |  |  | 5 | 10 | 10 | 10 | pF |
| $\mathrm{C}_{\text {IN }}$ | Maximum Switch Input Capacitance |  |  | 20 |  |  |  | pF |
| $\mathrm{C}_{\text {IN }}$ | Maximum Feedthrough Capacitance |  | $\mathrm{V}_{\text {CTL }}=\mathrm{GND}$ | 0.5 |  |  |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance |  |  | 15 |  |  |  | pF |

## Notes:

5. Adjust 0 dBm for $\mathrm{F}=1 \mathrm{kHz}$ (Null $\mathrm{R}_{\mathrm{L}} / \mathrm{R}_{\mathrm{ON}}$ Attenuation).
6. $\mathrm{V}_{\text {IS }}$ is centered at $\mathrm{V}_{\mathrm{CC}} / 2$.
7. Adjust input for 0 dBm .

AC Test Circuits and Switching Time Waveforms


Figure 1. "ON" Resistance


Figure 2. "ON" Channel Leakage Current


Figure 3. "OFF" Channel Leakage Current


Figure 4. $\mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{PLH}}$ Propagation Delay Time Signal Input to Signal Output


Figure 5. $\mathrm{t}_{\mathrm{PLL}}, \mathrm{t}_{\mathrm{PLZ}}$ Propagation Delay Time Control to Signal Output


Figure 6. $\mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\mathrm{PHZ}}$ Propagation Delay Time Control to Signal Output


Figure 7. Frequency Response


Figure 8. Crosstalk: Control Input to Signal Output


Figure 9. Crosstalk Between Any Two Switches


Figure 10. Switch OFF Signal Feedthrough Isolation


Figure 11. Sinewave Distortion

## Typical Performance Characteristics



Typical Frequency Response


## Special Considerations

In certain applications the external load-resistor current may include both $\mathrm{V}_{\mathrm{CC}}$ and signal line components. To avoid drawing $\mathrm{V}_{\mathrm{CC}}$ current when switch current flows into the analog switch input pins, the voltage drop across the switch must not exceed 0.6 V (calculated from the ON resistance).

## Physical Dimensions



Figure 12. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision andlor date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/

## Physical Dimensions (Continued)



LAND PATTERN RECOMMENDATION


M14DREVC

Figure 13. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision andlor date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packagingl

Physical Dimensions (Continued)


## NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6
B. DIMENSIONS ARE IN MILLIMETERS

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982
E. LANDPATTERN STANDARD: SOP65P640X110-14M
F. DRAWING FILE NAME: MTC14REV6

Figure 14. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packagingl

Physical Dimensions (Continued)


Figure 15. 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packagingl

## FAIRCHILD

SEMICONDUCTOR*

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| ACEx ${ }^{\text {® }}$ | FPS ${ }^{\text {™ }}$ | PDP-SPM ${ }^{\text {TM }}$ | SupreMOS ${ }^{\text {TM }}$ |
| :---: | :---: | :---: | :---: |
| Build it Now ${ }^{\text {Tm }}$ | FRFET ${ }^{\text {® }}$ | Power220 ${ }^{\text {® }}$ | SyncFET ${ }^{\text {TM }}$ |
| CorePLUS ${ }^{\text {™ }}$ | Global Power Resource ${ }^{\text {SM }}$ | POWEREDGE ${ }^{\circledR}$ | $\square^{\text {S }}$ SYSTEM ${ }^{\text {® }}$ |
| CROSSVOLT ${ }^{\text {™ }}$ | Green FPS ${ }^{\text {m }}$ | Power-SPM ${ }^{\text {TM }}$ | The Power Franchise ${ }^{\text {® }}$ |
| CTL ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {TM }}$ e-Series ${ }^{\text {TM }}$ | PowerTrench ${ }^{\circledR}$ | the |
| Current Transfer Logic ${ }^{\text {TM }}$ | GTO $^{\text {™ }}$ | Programmable Active Droop ${ }^{\text {TM }}$ | $\mathbf{P}_{\text {franchise }} \text { wer }$ |
| EcoSPARK ${ }^{\circledR}$ | $i-L o^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | TinyBoost ${ }^{\text {TM }}$ |
| EZSWITCH ${ }^{\text {¹ }}$ * | IntelliMAX ${ }^{\text {TM }}$ | QS ${ }^{\text {TM }}$ | TinyBuck ${ }^{\text {TM }}$ |
| E7 ${ }^{\text {¹ }}$ | ISOPLANAR ${ }^{\text {T }}$ | QT Optoelectronics ${ }^{\text {TM }}$ | TinyLogic ${ }^{(1)}$ |
| $\Gamma^{\circledR}$ | MegaBuck ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {TM }}$ | TINYOPTO ${ }^{\text {™ }}$ |
| $\digamma^{(8)}$ | MICROCOUPLER ${ }^{\text {TM }}$ | RapidConfigure ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |
| Fairchild ${ }^{\circledR}$ | MicroFET ${ }^{\text {tM }}$ | SMART START ${ }^{\text {TM }}$ | TinyPWM ${ }^{\text {™ }}$ |
| Fairchild Semiconductor ${ }^{\text {® }}$ | MicroPak ${ }^{\text {™ }}$ | SPM ${ }^{\text {® }}$ | TinyWire ${ }^{\text {TM }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ | MillerDrive ${ }^{\text {TM }}$ | STEALTH ${ }^{\text {TM }}$ | $\mu$ SerDes ${ }^{\text {™ }}$ |
| $\mathrm{FACT}^{\circledR}$ | Motion-SPM ${ }^{\text {™ }}$ | SuperFET ${ }^{\text {TM }}$ | $\text { UHC }{ }^{\circledR}$ |
| $\mathrm{FAST}^{\text {® }}$ | OPTOLOGIC ${ }^{\circledR}$ | SuperSOT ${ }^{\text {TM }} 3$ | Ultra FRFET ${ }^{\text {TM }}$ |
| FastvCore ${ }^{\text {TM }}$ | OPTOPLANAR ${ }_{\circledR}^{\text {® }}$ | SuperSOT ${ }^{\text {TM }}$-6 | UniFET ${ }^{\text {™ }}$ |
| FlashWriter ${ }^{\text {® }}$ |  | SuperSOT ${ }^{\text {TM }}$ - | VCX ${ }^{\text {TM }}$ |

* EZSWITCH ${ }^{\text {TM }}$ and FlashWriter ${ }^{\circledR}$ are trademarks of System General Corporation, used under license by Fairchild Semiconductor.


## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be <br> published at a later date. Fairchild Semiconductor reserves the right to <br> make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor <br> reserves the right to make changes at any time without notice to improve <br> the design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been <br> discontinued by Fairchild Semiconductor. The datasheet is printed for <br> reference information only. |

