

## THIS SPEC IS OBSOLETE

Spec No: 001-06551

## Spec Title: CY7C1566V18/CY7C1577V18/ CY7C1568V18/ CY7C1570V18, 72-MBIT DDR-II+ SRAM 2-WORD BURST ARCHITECTURE (2.5 CYCLE READ LATENCY)

Sunset Owner: Jayasree Nayar (njy)

Replaced by: NONE



### CY7C1566V18, CY7C1577V18 CY7C1568V18, CY7C1570V18

## 72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)

### Features

- 72-Mbit density (8M x 8, 8M x 9, 4M x 18, 2M x 36)
- 400 MHz clock for high bandwidth
- 2-word burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces (data transferred at 800 MHz) at 400 MHz
- Available in 2.5 clock cycle latency
- Two input clocks (K and K) for precise DDR timing
  □ SRAM uses rising edges only
- Echo clocks (CQ and CQ) simplify data capture in high-speed systems

### Configurations

#### With Read Cycle Latency of 2.5 cycles:

CY7C1566V18 - 8M x 8

CY7C1577V18 – 8M x 9

CY7C1568V18 - 4M x 18

CY7C1570V18 – 2M x 36

### **Functional Description**

The CY7C1566V18, CY7C1577V18, CY7C1568V18, and CY7C1570V18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR-II+ architecture. The DDR-II+ consists of an SRAM core with advanced synchronous peripheral circuitry. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of <u>b</u>oth K and K. Read data is driven on the rising edges of K and K. Each address location is associated with two 8-bit words (CY7C1566V18), 9-bit words (CY7C1577V18), 18-bit words (CY7C1568V18), or 36-bit words (CY7C1570V18) that burst sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs, D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need for separately

- Data valid pin (QVLD) to indicate valid data on the output
- Synchronous internally self-timed writes
- Core V<sub>DD</sub> = 1.8V ± 0.1V; IO V<sub>DDQ</sub> = 1.4V to V<sub>DD</sub><sup>[1]</sup>
- HSTL inputs and variable drive HSTL output buffers
- Available in 165-Ball FBGA package (15 x 17 x 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Delay Lock Loop (DLL) for accurate data placement

capturing data from each individual DDR SRAM in the system design.

All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the K or K input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.



198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 15, 2010




### **Selection Guide**

Description		400 MHz	375 MHz	333 MHz	300 MHz	Unit
Maximum Operating Frequency		400	375	333	300	MHz
Maximum Operating Current	x8	1400	1300	1200	1100	mA
	x9	1400	1300	1200	1100	
	x18	1400	1300	1200	1100	
	x36	1400	1300	1200	1100	


Note 1. The QDR consortium specification for V<sub>DDQ</sub> is 1.5V ± 0.1V. The Cypress QDR devices exceed the QDR consortium specification and are capable of supporting V<sub>DDQ</sub> = 1.4V to V<sub>DD</sub>.



### Logic Block Diagram (CY7C1566V18)



Logic Block Diagram (CY7C1577V18)





## CY7C1566V18, CY7C1577V18 CY7C1568V18, CY7C1570V18


### Contents

Features	
Configurations	
Functional Description	1
Selection Guide	
Logic Block Diagram (CY7C1566V18)	2
Logic Block Diagram (CY7C1577V18)	2
Logic Block Diagram (CY7C1568V18)	3
Logic Block Diagram (CY7C1570V18)	
Pin Configuration	
165-Ball FBGA (15 x 17 x 1.4 mm) Pinout	
Pin Definitions	
Functional Overview	
Read Operations	
Write Operations	
Byte Write Operations	
Double Date Rate Operation	
Depth Expansion	
Programmable Impedance	8
Echo Clocks	
Valid Data Indicator (QVLD)	
DLL	
Application Example	
Truth Table	
Write Cycle Descriptions	
Write Cycle Descriptions	
Write Cycle Descriptions	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port—Test Clock	
Test Mode Select (TMS)	
Test Data-In (TDI)	
Test Data-Out (TDO)	
Performing a TAP Reset	12


TAP Registers	12
TAP Instruction Set	12
TAP Controller State Diagram	14
TAP Controller Block Diagram	15
TAP Electrical Characteristics	15
TAP AC Switching Characteristics	16
TAP Timing and Test Conditions	16
Identification Register Definitions	17
Scan Register Sizes	17
Instruction Codes	17
Boundary Scan Order	18
Power Up Sequence in DDR-II+ SRAM	
Power Up Sequence	19
DLL Constraints	19
Power Up Waveforms	19
Maximum Ratings	20
Operating Range	20
Electrical Characteristics	
AC Electrical Characteristics	21
Capacitance	21
Thermal Resistance	21
AC Test Loads and Waveforms	
Switching Characteristics	
Switching Waveforms Read/Write/Deselect Sequence <sup>[29, 30, 31]</sup> <sup>24</sup>	24
Ordering Information	25
Package Diagram	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	28



### Logic Block Diagram (CY7C1568V18)



### Logic Block Diagram (CY7C1570V18)





### **Pin Configuration**

The pin configuration for CY7C1566V18, CY7C1577V18, CY7C1568V18, and CY7C1570V18 follow. <sup>[2]</sup>

	CY7C1566V18 (8M x 8)										
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	A	А	R/W	NWS <sub>1</sub>	K	NC/144M	LD	А	А	CQ
В	NC	NC	NC	А	NC/288M	К	NWS <sub>0</sub>	А	NC	NC	DQ3
С	NC	NC	NC	V <sub>SS</sub>	А	А	A	$V_{SS}$	NC	NC	NC
D	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	NC	NC	NC
E	NC	NC	DQ4	V <sub>DDQ</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
F	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
G	NC	NC	DQ5	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
н	DOFF	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ1	NC
К	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
L	NC	DQ6	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ0
М	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	NC	NC	NC
Ν	NC	NC	NC	V <sub>SS</sub>	A	A	A	$V_{SS}$	NC	NC	NC
Р	NC	NC	DQ7	A	А	QVLD	A	А	NC	NC	NC
R	TDO	TCK	А	А	А	NC	A	А	А	TMS	TDI

## 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout

#### CY7C1577V18 (8M x 9)

	1	2	3	4	5	6	7	8	9	10	11
Α		A	A	R/W	NC	ĸ	NC/144M	LD	A	A	CQ
В	NC	NC	NC	А	NC/288M	К	BWS <sub>0</sub>	А	NC	NC	DQ3
С	NC	NC	NC	V <sub>SS</sub>	Α	A	А	V <sub>SS</sub>	NC	NC	NC
D	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	DQ4	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
F	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
G	NC	NC	DQ5	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	VDDQ	NC	NC	NC
Н	DOFF	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ1	NC
К	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
L	NC	DQ6	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ0
м	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	NC	NC	NC
Ν	NC	NC	NC	V <sub>SS</sub>	А	А	А	$V_{SS}$	NC	NC	NC
Р	NC	NC	DQ7	А	A	QVLD	А	А	NC	NC	DQ8
R	TDO	TCK	А	А	A	NC	А	А	А	TMS	TDI

Note
2. NC/144M and NC/288M are not connected to the die and can be tied to any voltage level.



### Pin Configuration (continued)

The pin configuration for CY7C1566V18, CY7C1577V18, CY7C1568V18, and CY7C1570V18 follow.  $^{\left[2\right]}$ 

	CY7C1568V18 (4M x 18)										
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	A	А	R/W	BWS <sub>1</sub>	K	NC/144M	LD	А	А	CQ
В	NC	DQ9	NC	А	NC/288M	К	BWS <sub>0</sub>	А	NC	NC	DQ8
С	NC	NC	NC	V <sub>SS</sub>	A	NC	А	$V_{SS}$	NC	DQ7	NC
D	NC	NC	DQ10	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	DQ11	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ6
F	NC	DQ12	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ5
G	NC	NC	DQ13	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
н	DOFF	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	NC	DQ4	NC
К	NC	NC	DQ14	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	NC	DQ3
L	NC	DQ15	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
М	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ1	NC
N	NC	NC	DQ16	V <sub>SS</sub>	A	A	A	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	DQ17	А	А	QVLD	A	А	NC	NC	DQ0
R	TDO	ТСК	А	А	Α	NC	A	А	А	TMS	TDI

## 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout

#### CY7C1570V18 (2M x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	А	R/W	BWS <sub>2</sub>	ĸ	BWS <sub>1</sub>	LD	А	А	CQ
В	NC	DQ27	DQ18	А	BWS <sub>3</sub>	К	BWS <sub>0</sub>	А	NC	NC	DQ8
С	NC	NC	DQ28	V <sub>SS</sub>	А	NC	А	V <sub>SS</sub>	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	DQ16
E	NC	NC	DQ20	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ5
G	NC	DQ31	DQ22	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ14
н	DOFF	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	DQ32	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ13	DQ4
К	NC	NC	DQ23	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
М	NC	NC	DQ34	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V <sub>SS</sub>	А	А	А	V <sub>SS</sub>	NC	NC	DQ10
Р	NC	NC	DQ26	А	А	QVLD	А	А	NC	DQ9	DQ0
R	TDO	TCK	А	А	А	NC	А	А	А	TMS	TDI



### **Pin Definitions**

Pin Name	Ю	Pin Description
DQ <sub>[x:0]</sub>	Input and Output Synchronous	<b>Data Input and Output Signals</b> . Inputs are sampled on the rising edge of K and $\overline{K}$ clocks during valid write operations. These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of both the K and $\overline{K}$ clocks during read operations. When read access is deselected, $Q_{[x:0]}$ are automatically tri-stated. CY7C1566V18 – DQ[7:0] CY7C1577V18 – DQ[8:0] CY7C1568V18 – DQ[17:0] CY7C1570V18 – DQ[35:0]
LD	Input Synchronous	Synchronous Load. Sampled on the rising edge of the K clock. This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read or write direction. All transactions operate on a burst of 2 data. LD must meet the setup and hold times around edge of K.
NWS <sub>0</sub> , NWS <sub>1</sub>	Input Synchronous	<b>Nibble Write Select 0, 1</b> – <b>Active LOW (CY7C1566V18 only)</b> . Sampled on the rising edge of the K and K clocks during write operations. Used to select the nibble that is written into the device during the current <u>portion</u> of the write operations. Nibbles not written remain unaltered. NWS <sub>0</sub> controls D <sub>[3:0]</sub> and NWS <sub>1</sub> controls D <sub>[7:4]</sub> . All the Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select ignores the corresponding nibble of data and does not write into the device.
$\frac{\overline{BWS}_{0}}{BWS_{1}},\\ \frac{\overline{BWS}_{2}}{BWS_{3}}$	Input Synchronous	<b>Byte Write Select 0, 1, 2, and 3 – Active LOW</b> . Sampled on the rising edge of the K and $\overline{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1577V18 – <u>BWS</u> <sub>0</sub> controls D <sub>[8:0]</sub> CY7C1568V18 – <u>BWS</u> <sub>0</sub> controls D <sub>[8:0]</sub> and <u>BWS</u> <sub>1</sub> controls D <sub>[17:9]</sub> . <u>CY7C</u> 1570V18 – BWS <sub>0</sub> controls D <sub>[8:0]</sub> , <u>BWS</u> <sub>1</sub> controls D <sub>[17:9]</sub> . <u>CY7C</u> 1570V18 – BWS <sub>0</sub> controls D <sub>[8:0]</sub> , <u>BWS</u> <sub>1</sub> controls D <sub>[17:9]</sub> . <u>BWS</u> <sub>2</sub> controls D <sub>[26:18]</sub> and BWS <sub>3</sub> controls D <sub>[35:27]</sub> . All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and does not write into the device.
A	Input Synchronous	<b>Address Inputs</b> . Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 8M x 8 (2 arrays each of 4M x 8) for CY7C1566V18, 8M x 9 (2 arrays each of 4M x 9) for CY7C1577V18, 4M x 18 (2 arrays each of 2M x 18) for CY7C1568V18, and 2M x 36 (2 arrays each of 1M x 36) for CY7C1570V18.
R/W	Input Synchronous	<b>Synchronous Read/Write Input</b> . When LD is LOW, this input designates the access type (read when R/W is HIGH, write when R/W is LOW) for loaded address. R/W must meet the setup and hold times around edge of K.
QVLD	Valid Output Indicator	<b>Valid Output Indicator</b> . The Q Valid indicates valid output data. QVLD is edge aligned with CQ and $\overline{CQ}$ .
к	Input Clock	<b>Positive Input Clock Input</b> . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
ĸ	Input Clock	<b>Negative Input Clock Input</b> . $\overline{K}$ is used to capture synchronous data presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.
CQ	Clock Output	<b>Synchronous Echo Clock Outputs</b> . This is a free running clock and is synchronized to the input clock (K) of the DDR-II+. The timing for the echo clocks is shown in Switching Characteristics on page 26.
Q	Clock Output	<b>Synchronous Echo Clock Outputs</b> . This is a free running clock and is synchronized to the input clock (K) of the DDR-II+. The timing for the echo clocks is shown in Switching Characteristics on page 26.



### Pin Definitions (continued)

Pin Name	Ю	Pin Description
ZQ	Input	<b>Output Impedance Matching Input</b> . This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin is connected directly to $V_{DDQ}$ that enables the minimum impedance mode. This pin is not connected directly to GND or is left unconnected.
DOFF	Input	<b>DLL Turn Off</b> – <b>Active LOW</b> . Connecting this pin to ground turns off the DLL inside the device. The timing in the DLL turned off operation is different from that listed in this datasheet. For normal operation, this pin is connected to a pull up through a 10 Kohm or less pull up resistor. The device behaves in DDR-I mode when the DLL is turned off. In this mode, the device is operated at a frequency of up to 167 MHz with DDR-I timing.
TDO	Output	TDO for JTAG.
тск	Input	TCK Pin for JTAG
TDI	Input	TDI Pin for JTAG.
TMS	Input	TMS Pin for JTAG.
NC	N/A	Not Connected to the Die. Is tied to any voltage level.
NC/144M	N/A	Not Connected to the Die. Is tied to any voltage level.
NC/288M	N/A	Not Connected to the Die. Is tied to any voltage level.
V <sub>REF</sub>	Input Reference	Reference Voltage Input. Static input is used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V <sub>DD</sub>	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>SS</sub>	Ground	Ground for the Device.
V <sub>DDQ</sub>	Power Supply	Power Supply Inputs for the Outputs of the Device.



### **Functional Overview**

The CY7C1566V18, CY7C1577V18, CY7C1568V18, and CY7C1570V18 are synchronous pipelined Burst SRAMs equipped with a DDR interface.

Accesses are initiated on the positive input clock (K). All synchronous input and output timing is referenced from the rising edge of the input clocks (K and K).

All synchronous data inputs  $(D_{[X:0]})$  pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs  $(Q_{[X:0]})$  pass through output registers controlled by the rising edge of the input clocks (K and K).

All synchronous control (R/W, LD,  $NWS_{[x:0]}$ ,  $BWS_{[x:0]}$ ) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1568V18 is described in the following sections. The same basic descriptions apply to CY7C1566V18, CY7C1577V18, and CY7C1570V18.

#### **Read Operations**

The CY7C1568V18 is organized internally as two arrays of 2M x 18. Accesses are completed in a burst of 2 sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to the address inputs is stored in the read address register. Following the next two K clock rise, the corresponding 18-bit word of data from this address location is driven onto the Q<sub>[17:0]</sub> using K as the output timing reference. On the subsequent rising edge of K, the next 18-bit data word is driven onto the Q<sub>[17:0]</sub>. The requested data is valid 0.45 ns from the rising edge of the input clock (K and K). To maintain the internal logic, each read access must be allowed to complete. Read accesses are initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C1568V18 first completes the pending read transactions. Synchronous internal circuitry automatically tri-states the output\_following the next rising edge of the negative input clock (K). This enables a seamless transition between devices without the insertion of wait states in a depth expanded memory.

#### Write Operations

Write operations are initiated by asserting R/W LOW and  $\overline{LD}$  LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise, the data presented to  $D_{[17:0]}$  is latched and stored into the 18-bit write data register, provided  $BWS_{[1:0]}$  are both asserted active. On the subsequent rising edge of the negative input clock (K), the information presented to  $D_{[17:0]}$  is also stored into the write data register, provided  $BWS_{[1:0]}$  are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). Doing so pipelines the data flow such

that 18 bits of data is transferred into the device on every rising edge of the input clocks (K and  $\overline{K}$ ).

When the write access is deselected, the device ignores all inputs after the pending write operations are completed.

#### **Byte Write Operations**

Byte write operations are supported by the CY7C1568V18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by  $BWS_0$  and  $BWS_1$ , which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, and or write operations to a byte write operation.

#### **Double Date Rate Operation**

The CY7C1568V18 enables high-performance operation through high clock frequencies (achieved through pipelining) and DDR mode of operation. The CY7C1568V18 requires a minimum of two No Operation (NOP) cycles during transition from a read to a write cycle. At higher frequencies, some applications require a third NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information is stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a Posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

#### **Depth Expansion**

Depth expansion requires replicating the  $\overline{\text{LD}}$  control signal for each bank. All other control signals can be common between banks as appropriate.

#### Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V<sub>SS</sub> to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15%, is between 175 $\Omega$  and 350 $\Omega$ , with V<sub>DDQ</sub> = 1.5V. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.



#### Echo Clocks

Echo clocks are provided on the DDR-II+ to simplify data capture on high-speed systems. Two echo clocks are generated by the DDR-II+. CQ is referenced with respect to K and  $\overline{CQ}$  is referenced with respect to K. These are free-running clocks and are synchronized to the input clock of the DDR-II+. The timing for the echo clocks is shown in <u>Switching Characteristics</u> on page 26.

#### Valid Data Indicator (QVLD)


QVLD is provided on the DDR-II+ to simplify data capture on high speed systems. The QVLD is generated by the DDR-II+ device along with data output. This signal is also edge aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

#### DLL

These chips use a Delay Lock Loop (DLL) that is designed to function between 120 MHz and the specified maximum clock frequency. The DLL may be disabled by applying ground to the DOFF pin. When the DLL is turned off, the device behaves in DDR-I mode (with 1.0 cycle latency and a longer access time). For more information, refer to the application note, "DLL Considerations in QDRII/DDRII/QDRII+/DDRII+". The DLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30ns. However, it is not necessary to reset the DLL to lock to the desired frequency. During Power-up, when the DOFF is tied HIGH, the DLL gets locked after 2048 cycles of stable clock.

### Application Example

Figure 1 shows two DDR-II+ used in an application.





### **Truth Table**

The truth table for CY7C1566V18, CY7C1577V18, CY7C1568V18, and CY7C1570V18 follows. <sup>[3, 4, 5, 6, 7, 8]</sup>

Operation	К	LD	R/W	DQ	DQ
Write Cycle: Load address; wait one cycle; input write data on consecutive K and $\overline{K}$ rising edges.	L-H	L	L	D(A) at K(t + 1) ↑	D(A+1) at K(t + 1) ↑
Read Cycle: (2.5 cycle Latency) Load address; wait two and half cycle; read data on consecutive K and K rising edges.	L-H	L	Н	Q(A) at K(t + 2) ↑	Q(A+1) at K(t + 3) ↑
NOP: No Operation	L-H	Н	Х	High Z	High Z
Standby: Clock Stopped	Stopped	Х	Х	Previous State	Previous State

### Write Cycle Descriptions

The write cycle description table for CY7C1566V18 and CY7C1568V18 follows. [3, 9]

BWS <sub>0</sub> / NWS <sub>0</sub>	BWS <sub>1</sub> / NWS <sub>1</sub>	к	ĸ	Comments
L	L	L–H	1	During the data portion of a write sequence: CY7C1566V18 – both nibbles (D <sub>[7:0]</sub> ) are written into the device. CY7C1568V18 – both bytes (D <sub>[17:0]</sub> ) are written into the device.
L	L	Ι	L-H	Durin <mark>g the data portion of a write sequence:</mark> CY7C1566V18 – both nibbles (D <sub>[7:0]</sub> ) are written into the device. CY7C1568V18 – both bytes (D <sub>[17:0]</sub> ) are written into the device.
L	Н	L–H	_	During the data portion of a write sequence: CY7C1566V18 – only the lower nibble $(D_{[3:0]})$ is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1568V18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	-	L–H	During the data portion of a write sequence: CY7C1566V18 – only the lower nibble $(D_{[3:0]})$ is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1568V18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H	_	During the data portion of a write sequence: CY7C1566V18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1568V18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	-	L–H	During the data portion of a write sequence: CY7C1566V18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1568V18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	_	No data is written into the devices during this portion of a write operation.
Н	Н	_	L–H	No data is written into the devices during this portion of a write operation.

#### Notes

- 3. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
- 4. Device powers up deselected with the outputs in a tri-state condition.
- "A" represents address location latched by the devices when transaction was initiated. A + 1 represents the address sequence in the burst.
   "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
- 7. Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges.
- 8. Cypress recommends that K = K = HIGH when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.

Is based on a write cycle is initiated per the Write Cycle Descriptions table.  $\overline{\text{NWS}}_0$ ,  $\overline{\text{NWS}}_1$ ,  $\overline{\text{BWS}}_0$ ,  $\overline{\text{BWS}}_2$ , and  $\overline{\text{BWS}}_3$  are altered on different portions of a write cycle, as long as the setup and hold requirements are met. 9.



### Write Cycle Descriptions

The write cycle description table for CY7C1577V18 follows. <sup>[3, 9]</sup>

BWS <sub>0</sub>	К	ĸ	Comments					
L	L–H	-	During the data portion of a write sequence, the single byte $(D_{[8:0]})$ is written into the device.					
L	-	L-H	During the data portion of a write sequence, the single byte $(D_{[8:0]})$ is written into the device.					
Н	L–H	-	No data is written into the device during this portion of a write operation.					
Н	-	L–H	No data is written into the device during this portion of a write operation.					

### Write Cycle Descriptions

The write cycle description table for CY7C1570V18 follows. <sup>[3, 9]</sup>

BWS <sub>0</sub>	BWS <sub>1</sub>	BWS <sub>2</sub>	BWS <sub>3</sub>	K	ĸ	Comments			
L	L	L	L	L-H	-	During the data portion of a write sequence, all four bytes (D <sub>[35:0]</sub> ) are written into the device.			
L	L	L	L	-		During the data portion of a write sequence, all four bytes (D <sub>[35:0]</sub> ) are written into the device.			
L	Η	Н	Н	L-H	-	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is write the device. $D_{[35:9]}$ remains unaltered.			
L	Η	Н	Н	1	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.			
Н	L	Η	Η	L–H	-	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written in he device. $D_{[8:0]}$ and $D_{[35:18]}$ remain unaltered.			
Н	L	Η	H	1	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remain unaltered.			
Н	Η	L	H	L–H	-	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remain unaltered.			
Н	Η	L	H	1	L–H	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remain unaltered.			
Н	Η	Η	L	L–H	-	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.			
Н	Η	Η	L	1		During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.			
Н	Н	Н	Н	L–H	-	No data is written into the device during this portion of a write operation.			
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.			



### IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8V IO logic levels.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

#### Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 16. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

#### Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 19). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 17. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 20 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 19.

#### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 19. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.



#### IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is supplied during the Update IR state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t<sub>CS</sub> and t<sub>CH</sub>). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

#### EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.


#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




### **TAP Controller State Diagram**

The state diagram for the TAP controller follows. <sup>[10]</sup>





### **TAP Controller Block Diagram**



### **TAP Electrical Characteristics**

Over the Operating Range <sup>[11, 12, 13]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA	1.4		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = –100 μA	1.6		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		0.65V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.35V <sub>DD</sub>	V
I <sub>X</sub>	Input and Output Load Current	$GND \le V_I \le V_{DD}$	-5	5	μA

#### Notes

- 11. These characteristics apply to the TAP inputs (TMS, TCK, TDI, and TDO). Parallel load levels are specified in Electrical Characteristics on page 22. 12. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.
- 13. All voltage refers to ground.




# **TAP AC Switching Characteristics** Over the Operating Range <sup>[12, 14]</sup>

Parameter	Description	Min	Max	Unit
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH	20		ns
t <sub>TL</sub>	TCK Clock LOW	20		ns
Setup Times			•	
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns
Hold Times				
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns
<b>Output Times</b>		•		
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns

### **TAP Timing and Test Conditions**

Figure 2. TAP Timing and Test Conditions <sup>[12]</sup>



#### Note

14.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.



### **Identification Register Definitions**

Instruction Field			Description		
	CY7C1566V18	CY7C1577V18	CY7C1568V18	CY7C1570V18	Description
Revision Number (31:29)	000	000	000	000	Version number.
Cypress Device ID (28:12)	11010111000000100	11010111000001100	11010111000010100	11010111000100100	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	1	Indicates the presence of an ID register.

### Scan Register Sizes

	Register Nam	le		Bit Size
Instruction				3
Bypass				1
ID				32
Boundary Scan				109

### Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



### CY7C1566V18, CY7C1577V18 CY7C1568V18, CY7C1570V18

### **Boundary Scan Order**

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Bit Number	Bump ID	]	Bit Number	Bump ID		Bit Number	Bump ID	Bit Number	Bump ID
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	6R		28	10G		56	6A	84	1J
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	6P		29	9G		57	5B	85	2J
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	6N		30	11F		58	5A	86	3K
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3	7P		31	11G		59	4A	87	3J
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	4	7N		32	9F		60	5C	88	2K
7       8P       35       10E       63       2A       91       3L         8       9R       36       10D       64       1A       92       1M         9       11P       37       9E       65       2B       93       1L         10       10P       38       10C       66       3B       94       3N         11       10N       39       11D       66       3B       94       3N         12       9P       40       9C       66       3B       94       3N         12       9P       40       9C       68       1B       96       1N         13       10M       42       11B       67       1C       95       3M         14       11N       42       11B       70       3C       98       3P         15       9M       43       11C       71       1D       99       2N       100       2P         17       11L       45       10B       72       2C       100       2P       101       1P         18       11M       46       11A       75       2E       103       4R	5	7R		33	10F		61	4B	89	1K
8       9R       36       10D       64       1A       92       1M         9       11P       37       9E       65       2B       93       1L         10       10P       38       10C       66       3B       94       3N         11       10N       39       11D       66       3B       94       3N         12       9P       40       9C       68       1B       95       3M         13       10M       41       9D       69       3D       97       2M         14       11N       42       11B       70       3C       98       3P         15       9M       43       11C       71       1D       99       2N         16       9N       44       9B       72       2C       100       2P         17       11L       45       10B       74       2D       100       2P         18       11M       46       11A       75       2E       103       4R         20       10L       48       9A       76       1E       104       4P         21       11K       49 <td>6</td> <td>8R</td> <td></td> <td>34</td> <td>11E</td> <td></td> <td>62</td> <td>ЗA</td> <td>90</td> <td>2L</td>	6	8R		34	11E		62	ЗA	90	2L
9         11P         37         9E         65         2B         93         1L           10         10P         38         10C         66         3B         94         3N           11         10N         39         11D         66         3B         94         3N           12         9P         40         9C         68         1B         96         1N           13         10M         41         9D         68         3D         97         2M           14         11N         42         11B         70         3C         98         3P           15         9M         43         11C         71         1D         99         2N           16         9N         44         9B         72         2C         100         2P           17         11L         46         11A         74         2D         102         3R           19         9L         47         10A         75         2E         103         4R           20         10L         48         9A         76         1E         104         4P           21         11K         <	7	8P		35	10E		63	2A	91	3L
10       10P         11       10N         11       10N         12       9P         40       9C         66       3B         13       10M         14       11N         42       11B         70       3C         98       3P         15       9M         43       11C         44       9B         71       1D         99       2N         16       9N         44       9B         72       2C         100       2P         17       11L         45       10B         73       3E         101       1P         98       3P         102       3R         111       46         46       11A         75       2E         101       1P         102       3R         103       4R         20       10L         48       9A         76       1E         104       4P         105       <	8	9R		36	10D		64	1A	92	1M
11       10N       39       11D       67       1C       95       3M         12       9P       40       9C       68       1B       96       1N         13       10M       41       9D       69       3D       97       2M         14       11N       42       11B       70       3C       98       3P         15       9M       43       11C       71       1D       99       2N         16       9N       44       9B       72       2C       100       2P         17       11L       45       10B       74       2D       100       2P         17       11K       46       11A       74       2D       102       3R         19       9L       47       10A       75       2E       103       4R         20       10L       48       9A       76       1E       104       4P         21       11K       49       8B       77       2F       105       5P         22       10K       51       6C       79       1G       107       5R         24       9K       52	9	11P		37	9E		65	2B	93	1L
12       9P         13       10M         13       10M         14       11N         42       11B         42       11B         70       3C         98       3P         16       9N         44       9B         45       10B         72       2C         101       1P         99       2N         101       1P         18       11M         46       11A         74       2D         101       1P         11       46         47       10A         47       10A         75       2E         103       4R         104       4P         111       49         49       8B         77       2F         103       4R         104       4P         105       5P         106       5N         107       5R         108       107         109       108         101       107         102	10	10P		38	10C		66	3B	94	3N
13       10M       41       9D       69       3D       97       2M         14       11N       42       11B       70       3C       98       3P         15       9M       43       11C       71       1D       99       2N         16       9N       44       9B       72       2C       100       2P         17       11L       45       10B       73       3E       101       1P         18       11M       46       11A       74       2D       102       3R         20       10L       48       9A       76       1E       103       4R         21       11K       49       8B       77       2F       105       5P         22       10K       50       7C       78       3F       106       5N         23       9J       51       6C       79       1G       107       5R         24       9K       52       8A       80       1F       108       Internal         25       10J       54       7B       82       2G       2G       2G       2G       2G       2G <t< td=""><td>11</td><td>10N</td><td></td><td>39</td><td>11D</td><td></td><td>67</td><td>1C</td><td>95</td><td>3M</td></t<>	11	10N		39	11D		67	1C	95	3M
14       11N       42       11B       70       3C       98       3P         15       9M       43       11C       71       1D       99       2N         16       9N       44       9B       72       2C       100       2P         17       11L       45       10B       73       3E       101       1P         18       11M       46       11A       74       2D       102       3R         19       9L       47       10A       75       2E       103       4R         20       10L       48       9A       76       1E       104       4P         21       11K       49       8B       77       2F       105       5P         22       10K       50       7C       78       3F       106       5N         23       9J       51       6C       79       1G       107       5R         24       9K       52       8A       80       1F       108       Internal         25       10J       54       7B       82       2G       2G       2G       2G	12	9P	1	40	9C		68	1B	96	1N
15       9M         16       9N         16       9N         17       11L         44       9B         72       2C         17       11L         45       10B         73       3E         10       19         9L       47         47       10A         48       9A         76       1E         104       4P         20       10L         48       9A         76       1E         104       4P         105       5P         105       5P         106       5N         22       10K         50       7C         78       3F         106       5N         107       5R         108       Internal         51       6C         79       1G         107       5R         108       Internal         52       8A         80       1F         108       Internal         108       Internal	13	10M		41	9D		69	3D	97	2M
16       9N         17       11L         18       11M         18       11M         46       11A         74       2D         10       2P         17       11L         46       11A         74       2D         101       1P         19       9L         47       10A         48       9A         76       1E         104       4P         20       10K         22       10K         50       7C         78       3F         106       5N         23       9J         51       6C         79       1G         107       5R         108       Internal         52       8A         53       7A         81       3G         26       11J	14	11N		42	11B		70	3C	98	3P
17       11L         18       11M         19       9L         46       11A         47       10A         75       2E         10L       48         48       9A         76       1E         104       4P         20       10L         48       9A         76       1E         104       4P         105       5P         105       5P         106       5N         23       9J         51       6C         79       1G         107       5R         26       11J         54       7B         82       2G	15	9M		43	11C		71	1D	99	2N
18       11M         19       9L         20       10L         21       11K         48       9A         76       1E         10L       48         48       9A         76       1E         101       104         49       8B         77       2F         105       5P         106       5N         23       9J         51       6C         79       1G         107       5R         108       Internal         25       10J         54       7B       82	16	9N		44	9B		72	2C	100	2P
19       9L       47       10A       75       2E       103       4R         20       10L       48       9A       76       1E       104       4P         21       11K       49       8B       77       2F       105       5P         22       10K       50       7C       78       3F       106       5N         23       9J       51       6C       79       1G       107       5R         24       9K       52       8A       80       1F       108       Internal         25       10J       54       7B       82       2G       2G       113       16	17	11L		45	10B		73	3E	101	1P
20       10L         21       11K         49       8B         77       2F         10K       50         50       7C         78       3F         106       5N         51       6C         79       1G         107       5R         52       8A         53       7A         81       3G         26       11J	18	11M		46	11A		74	2D	102	3R
21       11K         22       10K         23       9J         51       6C         52       8A         53       7A         54       7B         82       2G	19	9L		47	10A		75	2E	103	4R
22         10K         50         7C         78         3F         106         5N           23         9J         51         6C         79         1G         107         5R           24         9K         52         8A         80         1F         108         Internal           25         10J         54         7B         82         2G         2G         7B         7B	20	10L	1	48	9A		76	1E	104	4P
23         9J         51         6C         79         1G         107         5R           24         9K         52         8A         80         1F         108         Internal           25         10J         53         7A         81         3G         107         5R           26         11J         54         7B         82         2G         107         5R	21	11K		49	8B		77	2F	105	5P
24         9K         52         8A         80         1F         108         Internal           25         10J         53         7A         81         3G         3G         11J         54         7B         82         2G         2G         108         Internal	22	10K	1	50	7C		78	3F	106	5N
25         10J         53         7A         81         3G           26         11J         54         7B         82         2G	23	9J	1	51	6C	$\left  \right\rangle$	79	1G	107	5R
26 11J 54 7B 82 2G	24	9K	1	52	8A		80	1F	108	Internal
	25	10J	]	53	7A		81	3G		
27 11H 55 6B 83 1H	26	11J	]	54	7B		82	2G		
	27	11H	1	55	6B	1	83	1H		



### Power Up Sequence in DDR-II+ SRAM

DDR-II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. During power up, when the DOFF is tied HIGH, the DLL is locked after 2048 cycles of stable clock.

#### Power Up Sequence

Apply power with DOFF tied HIGH (All other inputs can be HIGH or LOW)

□ Apply V<sub>DD</sub> before V<sub>DDQ</sub>


□ Apply V<sub>DDQ</sub> before V<sub>REF</sub> or at the same time as V<sub>REF</sub>

■ Provide stable power and clock (K, K) for 2048 cycles to lock the DLL.

### Power Up Waveforms

#### **DLL Constraints**

- DLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t<sub>KC Var</sub>.
- The DLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the DLL is enabled, then the DLL may lock on to an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 2048 cycles stable clock to relock to the desired clock frequency.





### CY7C1566V18, CY7C1577V18 CY7C1568V18, CY7C1570V18

### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65 C to +150 C
Ambient Temperature with Power Applied-55 C to +125 C
Supply Voltage on V <sub>DD</sub> Relative to GND0.5V to +2.9V
Supply Voltage on V <sub>DDQ</sub> Relative to GND–0.5V to +V <sub>DD</sub>
DC Applied to Outputs in High-Z –0.5V to V <sub>DDQ</sub> + 0.3V
DC Input Voltage <sup>[15]</sup> 0.5V to V <sub>DD</sub> + 0.3V


Current into Outputs (LOW) 20 m	A
Static Discharge Voltage (MIL-STD-883, M. 3015) >2001	V
Latch up Current >200 m	А

### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V<sub>DD</sub></b> <sup>[16]</sup>	<b>V<sub>DDQ</sub></b> <sup>[16]</sup>	
Commercial	0 C to +70 C	1.8 ± 0.1V	1.4V to	
Industrial	–40°C to +85°C		V <sub>DD</sub>	

### Electrical Characteristics Over the Operating Range <sup>[13]</sup> DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Power Supply Voltage		1.7	1.8	1.9	V
V <sub>DDQ</sub>	IO Supply Voltage		1.4	1.5	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH Voltage	Note 17	$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
V <sub>OL</sub>	Output LOW Voltage	Note 18	$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
V <sub>OH(LOW)</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA, Nominal Impedance	V <sub>DDQ</sub> – 0.2		V <sub>DDQ</sub>	V
V <sub>OL(LOW)</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA, Nominal Impedance	V <sub>SS</sub>		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>REF</sub> + 0.1		V <sub>DDQ</sub> + 0.15	V
V <sub>IL</sub>	Input LOW Voltage		-0.15		V <sub>REF</sub> – 0.1	V
I <sub>X</sub>	Input Leakage Current	$GND \le V_I \le V_{DDQ}$	-2		2	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{DDQ}$ , Output Disabled	-2		2	μΑ
V <sub>REF</sub>	Input Reference Voltage [19]	Typical Value = 0.75V	0.68	0.75	0.95	V





### **Electrical Characteristics**

#### Over the Operating Range <sup>[13]</sup> **DC Electrical Characteristics**

Parameter	Description	Test Conditions			Min	Тур	Max	Unit
I <sub>DD</sub> <sup>[20]</sup>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max,	400MHz	(x8)			1400	mA
		$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, $f = f_{MAX}$ = 1/t <sub>CYC</sub>		(x9)			1400	
		I - MAX - MCYC		(x18)			1400	
				(x36)			1400	
			375MHz	(x8)			1300	mA
				(x9)			1300	
				(x18)			1300	
				(x36)			1300	
			333MHz	(x8)			1200	mA
				(x9)			1200	
				(x18)			1200	
				(x36)			1200	
			300MHz	(x8)			1100	mA
				(x9)			1100	-
				(x18)			1100	
				(x36)			1100	

#### Notes

15. Overshoot:  $V_{\text{IH}}(\text{AC}) \leq V_{\text{DDQ}} + 0.3V$  (pulse width less than  $t_{\text{CYC}}/2$ ). Undershoot:  $V_{\text{IL}}(\text{AC}) \geq -0.3V$  (pulse width less than  $t_{\text{CYC}}/2$ ). 16. Power up: assumes a linear ramp from 0V to  $V_{\text{DD}}(\text{min})$  within 200 ms. During this time  $V_{\text{IH}} \leq V_{\text{DD}}$  and  $V_{\text{DDQ}} \leq V_{\text{DD}}$ . 17. Outputs are impedance controlled.  $I_{\text{OH}} = -(V_{\text{DDQ}}/2)/(RQ/5)$  for values of  $175\Omega \leq RQ \leq 350\Omega$ . 18. Outputs are impedance controlled.  $I_{\text{OL}} = (V_{\text{DDQ}}/2)/(RQ/5)$  for values of  $175\Omega \leq RQ \leq 350\Omega$ .

19. V<sub>REF</sub> (min) = 0.68V or 0.46V<sub>DDQ</sub>, whichever is larger. V<sub>REF</sub> (max) = 0.95V or 0.54V<sub>DDQ</sub>, whichever is smaller. 20. The operation current is calculated with 50% read cycle and 50% write cycle.

20. The operat	ion current is calculated with 50% rea	iu cycle and 30 /8 write cycle.					
I <sub>SB1</sub>	Automatic Power down	Max V <sub>DD</sub> ,	400MHz	(x8)		550	mA
	Current	Both Ports Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$		(x9)		550	
		$f = f_{MAX} = 1/t_{CYC}$		(x18)		550	
		$f = f_{MAX} = 1/t_{CYC}$ , Inputs Static		(x36)		550	
			375MHz	(x8)		525	mA
				(x9)		525	
				(x18)		525	
				(x36)		525	
			333MHz	(x8)		500	mA
				(x9)		500	
				(x18)		500	
				(x36)		500	
			300MHz	(x8)		450	mA
				(x9)		450	
				(x18)		450	1
				(x36)		450	

#### **AC Electrical Characteristics**

Over the Operating Range [15]

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage		V <sub>REF</sub> + 0.2	Ι	V <sub>DDQ</sub> + 0.24	V



#### **AC Electrical Characteristics**

Over the Operating Range <sup>[15]</sup>

V <sub>IL</sub>	Input LOW Voltage		-0.24	-	V <sub>REF</sub> – 0.2	V
-----------------	-------------------	--	-------	---	------------------------	---

### Capacitance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>DD</sub> = 1.8V, V <sub>DDQ</sub> = 1.5V	5.5	pF
C <sub>CLK</sub>	Clock Input Capacitance		8.5	pF
C <sub>O</sub>	Output Capacitance		8	pF

### Thermal Resistance


Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for measuring thermal impedance, in	11.82	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	accordance with EIA/JESD51.	2.33	°C/W



## CY7C1566V18, CY7C1577V18 CY7C1568V18, CY7C1570V18

### **AC Test Loads and Waveforms**



#### Figure 4. AC Test Loads and Waveforms

Note

21. Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, V<sub>REF</sub> = 0.75V, RQ = 250Ω, V<sub>DDQ</sub> = 1.5V, input pulse levels of 0.25V to 1.25V, output loading of the specified I<sub>OL</sub>/I<sub>OH</sub>, and load capacitance shown in (a) of AC Test Loads and Waveforms.



### Switching Characteristics

Over the Operating Range [21, 22]

Cypress	Consortium	Description	400	MHz	375 MHz		333 MHz		300 MHz		11
Parameter		Description	Min	Max	Min	Max	Min	Мах	Min	Max	Unit
t <sub>POWER</sub>		V <sub>DD</sub> (Typical) to the First Access <sup>[23]</sup>	1	-	1	-	1	-	1	-	ms
t <sub>CYC</sub>	t <sub>кнкн</sub>	K Clock Cycle Time	2.50	8.40	2.66	8.40	3.0	8.40	3.3	8.40	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input <mark>Cloc</mark> k (K/ <del>K</del> ) HIGH	0.4	—	0.4	-	0.4	-	0.4	-	t <sub>CYC</sub>
t <sub>KL</sub>	t <sub>KLKH</sub>	Input <mark>Cloc</mark> k (K/ <del>K</del> ) LOW	0.4	—	0.4	-	0.4	-	0.4	-	t <sub>CYC</sub>
<sup>t</sup> кн <del>к</del> н	t <sub>KHRH</sub>	K Cloc <mark>k R</mark> ise to K Clock Rise (rising edge to rising edge)	1.06	-	1.13	-	1.28	-	1.40	_	ns
Setup Time	es										
t <sub>SA</sub>	t <sub>AVKH</sub>	Address Setup to K Clock Rise	0.4	_	0.4	_	0.4	_	0.4	-	ns
t <sub>sc</sub>	t <sub>IVKH</sub>	Control Setup to K Clock Rise (LD, R/W)	0.4	—	0.4	_	0.4	_	0.4	-	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	Doubl <u>e Data Rate Control Setup</u> to Clock (K/K) Rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.28	-	0.28	-	0.28	-	0.28	_	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	D <sub>[X:0]</sub> Setup to Clock (K/K) Rise	0.28	_	0.28	-	0.28	-	0.28	_	ns
Hold Times	s										
t <sub>HA</sub>	t <sub>KHAX</sub>	Address Hold after K Clock Rise	0.4	—	0.4	_	0.4	_	0.4	-	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control Hold after K Clock Rise (LD, R/W)	0.4	—	0.4	_	0.4	_	0.4	-	ns
	t <sub>KHIX</sub>	Doubl <u>e Data Rate Control Hold after Clock (K/<math>\overline{K}</math>)</u> Rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.28	-	0.28	-	0.28	-	0.28	_	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	D <sub>[X:0]</sub> Hold after Clock (K/K) Rise		-	0.28	Ι	0.28	-	0.28	_	ns
Output Tim	nes				•						
t <sub>CO</sub>	t <sub>CHQV</sub>	K/K Clock Rise to Data Valid	-	0.45	-	0.45	_	0.45	_	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data Output Hold after K/K Clock Rise (Active to Active)	-0.45	-	-0.45	-	-0.45	-	-0.45	_	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	K/K Clock Rise to Echo Clock Valid	-	0.45	-	0.45	-	0.45	-	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo Clock Hold after K/K Clock Rise	-0.45	-	-0.45	-	-0.45	-	-0.45	_	ns
t <sub>CQD</sub>	t <sub>CQHQV</sub>	Echo Clock High to Data Valid		0.2	-	0.2		0.2	-	0.2	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	Echo Clock High to Data Invalid	-0.2	-	-0.2	-	-0.2	-	-0.2	-	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output Clock (CQ/CQ) HIGH [24]	0.81		0.88	-	1.03	-	1.15	-	ns
t <sub>CQH</sub> CQH	t <sub>CQH</sub> CQH	CQ Clock Rise to CQ Clock Rise <sup>[24]</sup> (rising edge to rising edge)		-	0.88	1	1.03	-	1.15	-	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (K/ $\overline{K}$ ) Rise to High-Z (Active to High Z) <sup>[25, 26]</sup>	-	0.45	-	0.45	-	0.45	-	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (K/K) Rise to Low-Z <sup>[25, 26]</sup>	-0.45	—	-0.45	-	-0.45	-	-0.45	-	ns
t <sub>QVLD</sub>	t <sub>QVLD</sub>	Echo Clock High to QVLD Valid <sup>[27]</sup>	-0.20	0.20	-0.20	0.20	-0.20	0.20	-0.20	0.20	ns
DLL Timing	g		•		•						
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock Phase Jitter	-	0.20	-	0.20	-	0.20	-	0.20	ns
	t <sub>KC lock</sub>	DLL Lock Time (K)	2048	-	2048	-	2048	-	2048	-	Cycles
		K Static to DLL Reset <sup>[28]</sup>	30	_	30	I	30		30		

#### Notes

22. When a part with a maximum frequency above 300 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is operated and outputs data with the output timings of that frequency range.
23. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power is supplied above V<sub>DD</sub> minimum initially before a read or write operation is initiated.
24. These parameters are extrapolated from the input timing parameters (t<sub>KHKH</sub> - 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (t<sub>KC Var</sub>) is already included in the t<sub>KHKH</sub>. These parameters are only guaranteed by design and are not tested in production
25. t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in (b) of "AC Test Loads and Waveforms" on page 25. Transition is measured ±100 mV from steady state voltage.

26. At any given voltage and temperature,  $t_{CHZ}$  is less than  $t_{CLZ}$  and  $t_{CHZ}$  less than  $t_{CO}$ . 27.  $t_{QVLD}$  specification is applicable for both rising and falling edges of QVLD signal.

28. Hold to >V<sub>IH</sub> or <V<sub>IL</sub>.



### **Switching Waveforms**

### Read/Write/Deselect Sequence <sup>[29, 30, 31]</sup>




Figure 5. Waveform for 2.5 Cycle Read Latency

#### Notes

29. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

30. Outputs are disabled (High Z) one clock cycle after a NOP.

31. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.



### **Ordering Information**


The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products Cypress maintains a worldwide network of offices, solution centers, manufacturers representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
400	CY7C1568V18-400BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial
	CY7C1570V18-400BZC			
	CY7C1568V18-400BZXC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1570V18-400BZXC	7		
375	CY7C1568V18-375BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial
	CY7C1568V18-375BZXC	5 <mark>1-8</mark> 5195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1570V18-375BZXC			



### Package Diagram

Figure 6. 165-Ball FBGA (15 x 17 x 1.4 mm)





### **Document History Page**

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

tecture	e (2.5 Cycle	CY7C1566V1 Read Laten er: 001-0655	icy)	7V18/CY7C1568V18/CY7C1570V18, 72-Mbit DDR-II+ SRAM 2-Word Burst Archi-
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	4 <mark>3</mark> 2718	See ECN	NXR	New datasheet
*A	437000	See ECN	IGS	ECN to show on web
*В	461934	See ECN	NXR	Changed $t_{TH}$ and $t_{TL}$ from 40 ns to 20 ns, changed $t_{TMSS}$ , $t_{TDIS}$ , $t_{CS}$ , $t_{TMSH}$ , $t_{TDIH}$ , $t_{CH}$ from 10 ns to 5 ns, and changed $t_{TDOV}$ from 20 ns to 10 ns in TAP AC Switching Characteristics table Modified power up waveform
*C	497567	See ECN	NXR	Changed the V <sub>DDQ</sub> operating voltage to 1.4V to V <sub>DD</sub> in the Features section, Operating Range table, and the DC Electrical Characteristics table Added foot note in page 1 Changed the Maximum rating of ambient temperature with power applied from $-10$ C to +85 C to -55 C to +125 C Changed V <sub>REF</sub> (Max) specification from 0.85V to 0.95V in the DC Electrical Character- istics table and in the note below the table Updated footnote 18 to specify overshoot and undershoot specification Updated I <sub>DD</sub> and I <sub>SB</sub> values Updated $\Theta_{JA}$ and $\Theta_{JC}$ values Removed x9 part and its related information Updated footnote 25
*D	1351504	See ECN	VKN/AES A	Converted from preliminary to final Added x8 and x9 parts Updated logic block diagram for x18 and x36 parts Changed t <sub>CYC</sub> max spec to 8.4 ns for all speed bins Updated footnote# 21 Updated Ordering Information table
*E	2193266	See ECN	VKN/AES A	Added footnote# 20 related to I <sub>DD</sub>
*F	2897152	03/18/10	NJY	Removed inactive parts in Ordering Information.Updated Ordering Information template.Added table of contents.Updated package diagram. Updated links in Sales, Solutions and Legal.
*G	3086399	11/15/2010	NJY	Obsolete document.



### CY7C1566V18, CY7C1577V18 CY7C1568V18, CY7C1570V18

### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products
----------

Automotive	cypress.com/go/automotive				
Clocks & Buffers	cypress.com/go/clocks				
Interface	cypress.com/go/interface				
Lighting & Power Control	cypress.com/go/powerpsoc				
	cypress.com/go/plc				
Memory	cypress.com/go/memory				
Optical & Image Sensing	cypress.com/go/image				
PSoC	cypress.com/go/psoc				
Touch Sensing	cypress.com/go/touch				
USB Controllers	cypress.com/go/USB				
Wireless/RF	cypress.com/go/wireless				

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems applications applications and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-06551 Rev. \*G

#### Revised November 15, 2010

Page 31 of 31

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders.