

40A DrMOS Power Module with Integrated Diode Emulation and Thermal Warning Output

ISL99140

The ISL99140 is a high performance DrMOS power module designed for high frequency power conversion. By combining a high performance FET driver and MOSFETs in an advanced package, high density DC/DC converters may be created. Combined with an Intersil PWM controller, a complete voltage regulator solution can be created with reduced external components and minimum overall PCB real estate.

The ISL99140 features a three-state PWM input that, working together with Intersil's multiphase PWM controllers, will provide a robust solution in the event of abnormal operating conditions. To further support robust applications, the ISL99140 features a thermal warning output that may be used to notify the power system of an impending thermal fail event.

The ISL99140 supports high efficiency operation not only at heavy loads, but also at light loads via its diode emulation capability. Diode emulation can be disabled for those applications where variable frequency operation is not desired at light loads.

Related Literature

 Technical Brief <u>TB363</u> "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"

Features

- Compliant with Intel DrMOS rev 4.0 specifications
- · 40A average output current capability
- · Supports 3-state 3.3V PWM input
- · Supports 2-state 5V PWM input
- · Thermal warning output
- · Diode emulation option
- · Adaptive shoot-through protection
- Integrated high-side gate-to-source resistor to prevent self turn-on due to high input bus dV/dt
- · Undervoltage lockout
- · Switching frequencies up to 2MHz
- · Pb-free (RoHS compliant)
- · 6x6 QFN package

Applications

- · High frequency and high efficiency VRM and VRD
- · Core, graphic and memory regulators for microprocessors
- High density VR for server, networking and cloud computing
- POL DC/DC converters and video gaming consoles




FIGURE 1. SIMPLIFIED APPLICATION BLOCK DIAGRAM

Ordering Information


PART NUMBER (<u>Notes 1</u> , 2, <u>3</u>)	PART MARKING	TEMP RANGE (°C)	TAPE AND REEL QUANTITY (UNITS)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL99140IRZ-T	99140 IRZ	-40 to +85	3k	40 Ld Exposed Pad 6x6 QFN	L40.6X6A

NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see product information page for ISL99140. For more information on MSL, please see tech brief TB363.

Pin Configuration

ISL99140 (40 LD QFN) TOP VIEW




Submit Document Feedback 2 intersil FN8642.1
January 7, 2016


Pin Descriptions

PIN#	PIN NAME	DESCRIPTION
1	SMOD	Input pin to enable or disable Diode Emulation with built-in pull up of 10µA. When SMOD is LOW, diode emulation is allowed. Otherwise, continuous conduction mode is forced.
2	vcc	+5V logic bias supply. Place a high quality low ESR ceramic capacitor from this pin to GND.
3	PVCC	+5V driver bias supply. Place a high quality low ESR ceramic capacitor from this pin to GND. VCC and PVCC often share the decoupling capacitor (\sim 1 μ F/0402 \sim 0603/ X5R \sim X7R).
4	воот	Floating bootstrap supply pin for the upper gate drive. Place a high quality low ESR ceramic capacitor (\sim 0.1µF to 0.22µF) in close proximity across BOOT and PHASE pins.
5, 37, PAD1	AGND, GND	Return of logic bias supply VCC. Connect directly to system ground plane.
6	GH	High-side gate drive output for monitoring/testing. No circuit connection needed.
7	PHASE	Return of bootstrap capacitor. Internally connected to SW node. External connection is not needed.
8, 9, 10, 11, 12, 13, 14, PAD2	VIN	Input of Power Stage. Place couple high quality low ESR ceramic capacitor (couple 10µF or higher, X7R) in close proximity across VIN and GND planes.
16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28	PGND	Power Stage return. Connect directly to system ground plane.
15, 29, 30, 31, 32, 33, 34, 35, PAD3	SW	Switching junction node between low and high-side MOSFETs. Connect directly to output inductor.
36	GL	Low-side gate drive output for monitoring/testing. No circuit connection needed.
38	THDN	Thermal warning flag, an output open-drain pin. High = Normal operation; Low = Shutdown.
39	EN	Enable input pin with 2µA internal weak pull-down. High = Enable; Low = Disable.
40	PWM	PWM input of gate driver. The PWM signal can enter three distinct states during operation. Connect this pin to the PWM output of the controller.


Functional Block Diagram



Typical Application Circuit with ISL6388



Typical Application Circuit with ZL8800



ISL99140

Absolute Maximum Ratings

VIN	0.3V to 30V
Supply Voltage (VCC)	0.3V to 7V
I/O Voltage (V _{EN} , V _{PWM} , V _{SMOD} , V _{THDN})	0.3V to VCC + 0.3V
BOOT Voltage (VBOOT-GND)0.3V to 25	5V (DC) or 36V (<200ns)
BOOT To PHASE Voltage (VBOOT-PHASE)	0.3V to 7V (DC)
	-0.3V to 9V (<10ns)
PHASE Voltage	(GND - 0.3V) to 30V
(CND 10V) (<2	One Bulea Width 10ul)

Thermal Information

Thermal Resistance	$\theta_{JA}(^{\circ}C/W)$	θ _{JC} (°C/W)
40 Ld 6x6 QFN Package (Notes 4, 5)	50	5
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

Ambient Temperature Range	to +85°C
Maximum Operating Junction Temperature	. +125°C
Supply Voltage, VCC, PVCC	. 5V ±5%
Input Supply Voltage, VIN 4.	5V to 18V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. Jedec Class II pulse conditions and failure criterion used.

Electrical Specifications $T_A = +25 \,^{\circ}\text{C}$; $V_{\text{IN}} = 12 \,^{\circ}\text{C}$; $V_{\text{VCC}} = V_{\text{PVCC}} = 5 \,^{\circ}\text{U}$ unless otherwise noted. **Boldface limits apply across the recommended operating temperature range**.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
SUPPLY CURRENT	1		II.			
V _{CC} Standby Supply Bias Current	lvcc	EN = Low, V _{VCC} = 5V		187		μΑ
		EN = High, V _{PWM} = Open		467		μΑ
		EN = High, V _{PWM} = 0V		664		μΑ
PVCC Supply Bias Current	I _{PVCC}	EN = High, V _{PWM} = 300kHz, 50% duty cycle		23		mA
		EN = High, V _{PWM} = 1MHz, 50% duty cycle		51		mA
POWER-ON RESET AND ENABLE						
POR Rising Threshold	V _{PORR}			3.40	3.90	V
POR Falling Threshold	V _{PORF}		2.3	2.92		V
POR Hysteresis	V _{PORH}			570		m۷
EN High Threshold	V _{ENH}		2.0			V
EN Low Threshold	V _{ENL}				0.8	V
EN Pull-Down Current	I _{ENL}			2		μΑ
PWM INPUT						
Pull-Up Impedance				29.1		kΩ
Pull-Down Impedance				12.5		kΩ
PWM Rising Threshold	V _{PWMH}	V _{VCC} = 5V	1.70	2.05	2.35	V
PWM Falling Threshold	V _{PWML}	V _{VCC} = 5V	0.75	1.00	1.25	V
PWM Tri-State Rising Threshold	V _{TRIH}	V _{VCC} = 5V	1.10	1.32	1.50	٧
PWM Tri-State Falling Threshold	V _{TRIL}	V _{VCC} = 5V	1.60	1.75	1.95	٧
PWM Tri-State Rising Hysteresis	V _{TRRH}	V _{VCC} = 5V		310		m۷
PWM Tri-State Falling Hysteresis	V _{TRFH}	V _{VCC} = 5V		310		m۷

Submit Document Feedback 6 Intersil FN8642.1 January 7, 2016

ISL99140

Electrical Specifications $T_A = +25 \,^{\circ}\text{C}; V_{IN} = 12 \text{V}, V_{VCC} = V_{PVCC} = 5 \text{V} \text{ unless otherwise noted.}$ Boldface limits apply across the recommended operating temperature range. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
SWITCHING TIME						
GH Turn-On Propagation Delay	t _{PDHU}	V _{VCC} = 5V, see <u>Figure 2</u> (GL Low to GH High)		15		ns
GH Turn-Off Propagation Delay	t _{PDLU}	V _{VCC} = 5V, see <u>Figure 2</u> (PWM Low to GH Low)		18		ns
GL Turn-On Propagation Delay	t _{PDHL}	V _{VCC} = 5V, see <u>Figure 2</u> (GH Low to GL High)		20		ns
GL Turn-Off Propagation Delay	t _{PDLL}	V _{VCC} = 5V, see <u>Figure 2</u> (PWM High to GL Low)		18		ns
GH/GL Exit Tri-State Propagation Delay	t _{PDTS}	V _{VCC} = 5V, see Figure 2 (Tri-State to GH/GL High)		20		ns
Tri-State Shutdown Hold-Off Time	tTSSHD	V _{VCC} = 5V, see <u>Figure 2</u>	75	150	225	ns
Minimum GL On-Time in DCM	t _{LGMIN}	V _{VCC} = 5V		350		ns
SMOD INPUT						
SMOD High Threshold	V _{SMODH}		2.0			٧
SMOD Low Threshold	VSMODL				0.8	٧
SMOD Pin Pull-Up Current	ISMOD			10		μΑ
THERMAL SHUTDOWN (THDN)						
Pull-Down Impedance		1mA		60		Ω
Output Low		1mA		70		m۷
Thermal Shutdown Flag Set		(Note 8)		150		°C
Thermal Shutdown Flag Clear		(Note 8)		135		°C
Hysteresis		(<u>Note 8</u>)		15		°C

NOTES:

^{7.} Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

^{8.} Limits established by characterization and are not production tested.




FIGURE 2. TIMING DIAGRAM

TABLE 1. GATE DRIVE TRUTH TABLE

ENABLE	SMOD	PWM	GL	GH
L	Х	Х	L	L
Н	L	L	H*	L
Н	L	Н	L	Н
Н	Н	L	Н	L
Н	Н	Н	L	Н

NOTE: The LG stays high until inductor current drops to zero.

Operation

The ISL99140 is an optimized driver and power stage solution for high density synchronous DC/DC power conversion. The ISL99140 includes a high performance driver, integrated Schottky bootstrap diode and MOSFET pair optimized for high switching frequency buck voltage regulators. The ISL99140 includes a driver with advanced power management features that allow direct control of the Lower MOSFET, Diode Emulation and thermal protection.

Power-On Reset (POR) and EN

During initial start-up, the V_{CC} voltage rise is monitored. Once the rising V_{CC} voltage exceeds 3.5V (typically), normal operation of the driver is enabled. If V_{CC} drops below the falling threshold of 2.95V (typically), operation of the driver is disabled.

Should the EN pin be pulled low, the driver will immediately force both MOSFETS to their off states. This action does not depend on the state of the PWM input.

Shoot-Through Protection

Prior to V_{CC} exceeding its POR level, the undervoltage protection function is activated and both GH and GL are held active low (off). Once the V_{CC} voltage surpasses the Rising Threshold (see "Electrical Specifications" on page 6) the PWM, SMOD and DE signals are used to control both high-side and low-side MOSFETs.

The rising edge on PWM initiates the turn-off of the lower MOSFET. Adaptive shoot-through circuitry monitors the GL voltage and

determines a safe time for the upper MOSFET to turn-on. This prevents the MOSFET's from conducting simultaneously.

The falling PWM transition causes the upper FET to turn-off and the lower FET to turn-on. Adaptive shoot-through circuitry monitors the GH to SW voltage to determine a safe time for low-side MOSFET turn-on. This prevents the MOSFET's from conducting simultaneously.

Should the driver have no bias voltage applied and be unable to actively hold the MOSFETs off, an integrated $20 k\Omega$ resistor from the upper MOSFET gate-to-source will aid in keeping the device in its off state. This can be especially critical in applications where the input voltage rises prior to the ISL99140 $V_{CC}/PVCC$ supplies.

Tri-State PWM Input

The ISL99140 supports a tri-level input on the PWM pin. Should the pin be pulled into and remain in the tri-state window for a set holdoff time, the driver will force both MOSFETs to their off states. When the PWM signal moves outside the shutdown window, the driver immediately resumes driving the MOSFETs according to the PWM commands.

This feature is utilized by Intersil PWM controllers as a method of forcing both MOSFETs off. Should the PWM input be left floating, the pin will be pulled into the tri-state window internally and force both MOSFETs to a safe off state. The ISL99140's tri-state levels are compatible with 3.3V PWM logic.

Although PWM input can sustain as high as V_{CC} , the ISL99140 is not compatible with a controller (such as ISL637x family) that actively drives its mid level in tri-state higher than 1.7V. However,

the ISL99140 can be configured to be compatible with ZL8800 by connecting PWMH to PWM and PWML to EN, as shown in "Typical Application Circuit with ZL8800" on page 5. In this example, the tri-state operation is controlled by PWML output of ZL8800 through ISL99140's EN input. For detailed design information, consult the **ZL8800** datasheet.

Diode Emulation

Diode emulation allows for higher converter efficiency under light load situations. With diode emulation active (SMOD pulled low), the ISL99140 will detect the zero current crossing of the output inductor and turn off the low-side gate after the minimum LGATE ON time of 350ns expires. This ensures that Discontinuous Conduction Mode (DCM) is achieved to minimize losses. Diode emulation is asynchronous to the PWM signal. Therefore, the ISL99140 will respond to the SMOD input immediately after it changes state.

Bootstrap Function

The ISL99140 features an internal bootstrap Schottky diode. A high quality ceramic capacitor should be place in close proximity across BOOT and PHASE pins. The bootstrap capacitor can range between 0.1µF~0.22µF/0402~0603/X5R~X7R for normal buck switching applications.

Thermal Shutdown Warning (THDN)

The THDN pin is an open drain output and is pulled low when the internal junction temperature exceeds +150 °C. The ISL99140 does not stop operation when the flag is set. This signal is often fed back to the controller to issue a system thermal shutdown. When the junction temperature drops below +135°C, the device will clear the THDN signal.

PCB Layout Considerations

Proper PCB layout will reduce noise coupling to other circuits. improve thermal performance, and maximize the efficiency. The following is meant to lead to an optimized layout:

- Place multiple 10µF or greater ceramic capacitors directly at device between V_{IN} and PGND as indicated in Figure 3. This is the most critical decoupling and reduced parasitic inductance in the power switching loop. This will reduce overall electrical stress on the device as well as reduce coupling to other circuits. Best practice is to place the decoupling capacitors on the same PCB side as the device.
- · Connect PGND to the system GND plane with a large via array as close to the PGND pins as design rules allow. This improves thermal and electrical performance.
- Place PVCC, V_{CC} and BOOT-PHASE decoupling capacitors at the IC pins as shown in Figure 3.
- · Note that the SW plane connecting the ISL99140 and inductor must carry full load current and will create resistive loss if not sized properly. However, it is also a very noisy node that should not be oversized or routed close to any sensitive signals. Best practice is to place the inductor as close to the device as possible and thus minimizing the required area for the SW connection. If one must choose a long route of either the VOUT side of the inductor or the SW side, choose the quiet V_{OUT} side. Best practice is to locate the ISL99140 as close to the final load as possible and thus avoid noisy or lossy routes to the load.

TABLE 2. AVAILABLE EVALUATION BOARDS

EVALUATION BOARDS	DESCRIPTION	SMBus/ PMBus/I ² C
ISL6388EVAL1Z	6-Phase Core VR with ISL99140, 6x6 DrMOS, and the ISL6388, EAPP Digital Controller; Socket R3	Yes
ISL6398EVAL1Z	3-Phase POL VR with ISL99140, 6x6 DrMOS, and the ISL6388, EAPP Digital Controller; On-board Transient Load	Yes

Submit Document Feedback FN8642.1 intersil January 7, 2016




FIGURE 3. PCB LAYOUT FOR MINIMIZING CURRENT LOOPS

Typical Performance Characteristics




FIGURE 4. 1.0V V_{OUT} POWER STAGE EFFICIENCY (V_{IN} = 12V, V_{CC} = P_{VCC} = 5V; L_{OUT} = 0.23 μ H, 0.23 $m\Omega$, SLC1175-231; INCLUDE INDUCTOR AND ISL99140 LOSSES)




FIGURE 5. 1.8V V_{OUT} POWER STAGE EFFICIENCY (VIN = 12V, V_{CC} = P_{VCC} = 5V; L_{OUT} = 0.23 μ H, 0.23 $m\Omega$, SLC1175-231; INCLUDE INDUCTOR AND ISL99140 LOSSES)




FIGURE 6. 1.0V V_{OUT} POWER STAGE DISSIPATION (V_{IN} = 12V, V_{CC} = P_{VCC} = 5V; L_{OUT} = 0.23 μ H, 0.23 $m\Omega$, SLC1175-231; INCLUDE INDUCTOR AND ISL99140 LOSS)




FIGURE 7. 1.8V V_{OUT} POWER STAGE DISSIPATION (V_{IN} = 12V, V_{CC} = PVCC = 5V; L_{OUT} = 0.23 μ H, 0.23m Ω , SLC1175-231; INCLUDE INDUCTOR AND ISL99140 LOSSES)

ISL99140

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
January 7, 2016	FN8642.1	Updated the Ordering Information table on page 2 by adding the tape and reel quantity. Under "Absolute Maximum Ratings" on page 6, added the following: "Phase Voltage(GND - 0.3V) to 30V (GND-10V) (<20ns Pulse Width, 10µJ)
May 5, 2014	FN8642.0	Initial Release.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


12 intersil FN8642.1 January 7, 2016


Package Outline Drawing

L40.6x6A

40 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 3/14







DIMENSIONS IN MILLIMETERS

SYMBOLS	MIN	TYP	MAX
Α	0.70	0.75	0.80
A1	0.00	0.02	0.05
А3		0.20 REF	
b	0.20	0.25	0.35
D		6.00 BSC	
D1	1.90	2.00	2.10
D2	4.30	4.40	4.50
E		6.00 BSC	
E1	1.40	1.50	1.60
E2	2.17	2.27	2.37
е		0.50 BSC	
L	0.30	0.40	0.50
L1	0.15	0.20	0.25
L2	0.15	0.21	0.26
L3	0.63	0.73	0.83
L4	0.44	0.54	0.64
L5	0.30	0.40	0.50
L6	0.27	0.37	0.47
aaa		0.15	
bbb		0.10	
ccc	0.10		
ddd		0.08	

NOTES:


1. Dimensions are in millimeters.

The location of the terminal #1 identifier and terminal numbering convention conforms to JEDEC publication 95 SPP-002.

3. Dimension b applies to metallized terminal and is measured between 0.20mm and 0.35mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measured in that radius area.

4. Coplanarity applies to the terminals and all other bottom surface metallization.

Submit Document Feedback 13 intersil



RECOMMENDED LAND PATTERN

NOTE:

1. Dimensions are in millimeters.