

Data Sheet October 13, 2008 FN8248.3

Single Digitally Controlled Potentiometer (XDCP™)

The X9429 integrates a single digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.


The digital controlled potentiometer is implemented using 63 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-wire bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Power-up recalls the contents of the default data register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

Features

- · Single Voltage Potentiometer
- · 64 Resistor Taps
- 2-wire Serial Interface for Write, Read, and Transfer Operations of the Potentiometer
- · Wiper Resistance, 150W Typical at 5V
- Non-Volatile Storage of Multiple Wiper Positions
- Power-on Recall. Loads Saved Wiper Position on Power-up.
- Standby Current < 3µA Max
- V_{CC}: 2.7V to 5.5V Operation
- · 2.5kW, 10kW Total Pot Resistance
- Endurance: 100,000 Data Changes per Bit per Register
- 100 yr. Data Retention
- 14 Ld TSSOP, 16 Ld SOIC
- Low Power CMOS
- · Pb-free available (RoHS compliant)

Block Diagram




Ordering Information

PART NUMBER	PART MARKING	V _{CC} LIMITS (V)	POTENTIOMETER ORGANIZATION ($k\Omega$)	TEMP RANGE (°C)	PACKAGE	PKG DWG.#
X9429WS16*	X9429WS	5 ±10%	10	0 to +70	16 Ld SOIC (300 mil)	M16.3
X9429WS16Z* (Note)	X9429WS Z			0 to +70	16 Ld SOIC (300 mil) (Pb-Free)	M16.3
X9429WS16I*	X9429WS I			-40 to +85	16 Ld SOIC (300 mil)	M16.3
X9429WS16IZ* (Note)	X9429WS Z I			-40 to +85	16 Ld SOIC (300 mil) (Pb-Free)	M16.3
X9429WV14	X9429 WV			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9429WV14Z* (Note)	X9429 WV Z			0 to +70	14 Ld TSSOP (4.4mm) (Pb-Free)	M14.173
X9429WV14IZ* (Note)	X9429 WV Z I			-40 to +85	14 Ld TSSOP (4.4mm) (Pb-Free)	M14.173
X9429WV14I*	X9429 WV I			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9429YS16*	X9429YS		2.5	0 to +70	16 Ld SOIC (300 mil)	M16.3
X9429YS16Z* (Note)	X9429YS Z			0 to +70	16 Ld SOIC (300 mil) (Pb-Free)	M16.3
X9429YS16I*	X9429YS I			-40 to +85	16 Ld SOIC (300 mil)	M16.3
X9429YS16IZ* (Note)	X9429YS Z I			-40 to +85	16 Ld SOIC (300 mil) (Pb-Free)	M16.3
X9429YV14*	X9429YV			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9429YV14Z* (Note)	X9429 YVZ			0 to +70	14 Ld TSSOP (4.4mm) (Pb-Free)	M14.173
X9429YV14I*	X9429 YVI			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9429YV14IZ* (Note)	X9429 YVZ I			-40 to +85	14 Ld TSSOP (4.4mm) (Pb-Free)	M14.173
X9429WS16-2.7*	X9429WS F	2.7 to 5.5	10	0 to +70	16 Ld SOIC (300 mil)	M16.3
X9429WS16Z-2.7* (Note)	X9429WS ZF			0 to +70	16 Ld SOIC (300 mil) (Pb-Free)	M16.3
X9429WS16I-2.7*	X9429WS G			-40 to +85	16 Ld SOIC (300 mil)	M16.3
X9429WS16IZ-2.7* (Note)	X9429WS ZG			-40 to +85	16 Ld SOIC (300 mil) (Pb-Free)	M16.3
X9429WV14-2.7*	X9429 WVF			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9429WV14Z-2.7* (Note)	X9429 WVZF			0 to +70	14 Ld TSSOP (4.4mm) (Pb-Free)	M14.173
X9429WV14I-2.7	X9429 WV G			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9429WV14IZ-2.7* (Note)	X9429 WVZ G			-40 to +85	14 Ld TSSOP (4.4mm) (Pb-Free)	M14.173
X9429YS16-2.7*	X9429YS F		2.5	0 to +70	16 Ld SOIC (300 mil)	M16.3
X9429YS16Z-2.7* (Note)	X9429YS ZF			0 to +70	16 Ld SOIC (300 mil) (Pb-Free)	M16.3
X9429YS16I-2.7*	X9429YS G			-40 to +85	16 Ld SOIC (300 mil)	M16.3
X9429YS16IZ-2.7* (Note)	X9429YS ZG			-40 to +85	16 Ld SOIC (300 mil) (Pb-Free)	M16.3
X9429YV14-2.7*	X9429 YVF			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9429YV14Z-2.7* (Note)	X9429 YVZF			0 to +70	14 Ld TSSOP (4.4mm) (Pb-Free)	M14.173
X9429YV14I-2.7*	X9429 YVG			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9429YV14IZ-2.7* (Note)	X9429 YVZG			-40 to +85	14 Ld TSSOP (4.4mm) (Pb-Free)	M14.173

^{*}Add "T1" suffix for tape and reel. **Add "T1" suffix for tape and reel.Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Detailed Functional Diagram




Circuit Level Applications


- · Vary the Gain of a Voltage Amplifier
- Provide Programmable DC Reference Voltages for Comparators and Detectors
- Control the Volume in Audio Circuits
- Trim Out the Offset Voltage Error in a Voltage Amplifier Circuit
- · Set the Output Voltage of a Voltage Regulator
- Trim the Resistance in Wheatstone Bridge Circuits
- Control the Gain, Characteristic Frequency and Q-factor in Filter Circuits
- Set the Scale Factor and Zero Point in Sensor Signal Conditioning Circuits
- · Vary the Frequency and Duty Cycle of Timer ICs
- Vary the DC Biasing of a Pin Diode Attenuator in RF Circuits
- Provide a Control Variable (I, V, or R) in Feedback Circuits

System Level Applications

- · Adjust the Contrast in LCD Displays
- Control the Power Level of LED Transmitters in Communication Systems
- Set and Regulate the DC Biasing Point in an RF Power Amplifier in Wireless Systems
- Control the Gain in Audio and Home Entertainment Systems
- Provide the Variable DC Bias for Tuners in RF Wireless Systems
- Set the Operating Points in Temperature Control Systems
- Control the Operating Point for Sensors in Industrial Systems
- Trim Offset and Gain Errors in Artificial Intelligent Systems

Pinouts





Pin Assignments

TSSOP PIN	SOIC PIN	SYMBOL	BRIEF DESCRIPTION
1, 2, 3	12, 3, 7, 15	NC	No Connect
4	4	A2	Device Address for 2-wire bus.
5	5	SCL	Serial Clock for 2-wire bus.
6	6	SDA	Serial Data Input/Output for 2-wire bus.
7	8	V _{SS}	System Ground
8	9	WP	Hardware Write Protect
9	10	A0	Device Address for 2-wire bus.
10	11	А3	Device Address for 2-wire bus.
11	12	R _W /V _W	Wiper Terminal of the Potentiometer.
12	13	R _H /V _H	High Terminal of the Potentiometer.
13	14	R_L/V_L	Low Terminal of the Potentiometer.
14	16	V _{CC}	System Supply Voltage

Pin Descriptions

Host Interface Pins

SERIAL CLOCK (SCL)

The SCL input is used to clock data into and out of the X9429.

SERIAL DATA (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

DEVICE ADDRESS (A₀, A₂, A₃)

The Address inputs are used to set the least significant 3 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9429. A maximum of 8 devices may occupy the 2-wire serial bus.

Potentiometer Pins

R_H/V_H , R_L/V_L

The R_H/V_H and R_L/V_L inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

R_W/V_W

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.

HARDWARE WRITE PROTECT INPUT WP

The $\overline{\text{WP}}$ pin when low prevents nonvolatile writes to the Data Registers.

Principals of Operation

The X9429 is a highly integrated microcircuit incorporating a resistor array and its associated registers and counters and the serial interface logic providing direct communication between the host and the XDCP potentiometers.

Serial Interface

The X9429 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the

intersil

bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9429 will be considered a slave device in all applications.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW periods (t_{LOW}). SDA state changes during SCL HIGH are reserved for indicating start and stop conditions.

Start Condition

All commands to the X9429 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH ($t_{\mbox{\scriptsize HIGH}}$). The X9429 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

Stop Condition

All communications must be terminated by a stop condition, which is a LOW-to-HIGH transition of SDA while SCL is HIGH.

Acknowledge

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period, the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.

The X9429 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9429 will respond with a final acknowledge.

Array Description

The X9429 is comprised of a resistor array. The array contains 63 discrete resistive segments that are connected in series. The physical ends of the array are equivalent to the fixed terminals of a mechanical potentiometer (V_H/R_H and V_1/R_I inputs).

At both ends of the array and between each resistor segment is a CMOS switch connected to the wiper (V_W/R_W) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

The WCR may be written directly, or it can be changed by transferring the contents of one of four associated Data Registers into the WCR. These Data Registers and the WCR can be read and written by the host system.

Device Addressing

Following a start condition, the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (refer to Figure 1). For the X9429 this is fixed as 0101[B].




FIGURE 1. SLAVE ADDRESS


The next four bits of the slave address are the device address. The physical device address is defined by the state of the A_0 , A_2 , and A_3 inputs. The X9429 compares the serial data stream with the address input state; a successful compare of all three address bits is required for the X9429 to respond with an acknowledge. The A_0 , A_2 , and A_3 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS} .

Acknowledge Polling

The disabling of the inputs, during the internal non-volatile write operation, can be used to take advantage of the typical 5ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the non-volatile write command, the X9429 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9429 is still busy with the write operation, no ACK will be returned. If the X9429 has completed the write operation, an ACK will be returned, and the master can then proceed with the next operation.

Instruction Structure

The next byte sent to the X9429 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of four associated registers. The format is shown in Figure 2.




The four high order bits define the instruction. The next two bits (R_1 and R_0) select one of the four registers that is to be acted upon when a register oriented instruction is issued. Bits 0 and 1 are defined to be 0.

Four of the seven instructions end with the transmission of the instruction byte. The basic sequence is illustrated in Figure 3. These two-byte instructions exchange data between the Wiper Counter Register and one of the Data Registers. A transfer from a Data Register to a Wiper Counter Register is essentially a write to a static RAM. The response of the wiper to this action will be delayed t_{WRL} . A transfer from the Wiper Counter Register (current wiper position), to a Data Register is a write to non-volatile memory and takes a minimum of t_{WR} to complete.

Four instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9429; either between the host and one of the Data Registers or directly between the host and the Wiper Counter Register. These instructions are:

Flow 1. ACK Polling Sequence






FIGURE 3. TWO-BYTE INSTRUCTION SEQUENCE

TABLE 1. INSTRUCTION SET


			IN:	STRU	CTION	SET			
INSTRUCTION	l ₃	l ₂	I ₁	I ₀	R ₁	R ₀	X ₁	X ₀	OPERATION
Read Wiper Counter Register	1	0	0	1	0	0	0	0	Read the contents of the Wiper Counter Register
Write Wiper Counter Register	1	0	1	0	0	0	0	0	Write new value to the Wiper Counter Register
Read Data Register	1	0	1	1	1/0	1/0	0	0	Read the contents of the Data Register pointed to by R ₁ - R ₀
Write Data Register	1	1	0	0	1/0	1/0	0	0	Write new value to the Data Register pointed to by R ₁ - R ₀
XFR Data Register to Wiper Counter Register	1	1	0	1	1/0	1/0	0	0	Transfer the contents of the Data Register pointed to by $\rm R_1$ - $\rm R_0$ to its Wiper Counter Register
XFR Wiper Counter Register to Data Register	1	1	1	0	1/0	1/0	0	0	Transfer the contents of the Wiper Counter Register to the Data Register pointed to by R_1 - R_0
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	0	0	Enable Increment/decrement of the Wiper Counter Register

Read Wiper Counter Register (read the current wiper position of the selected pot), write Wiper Counter Register (change current wiper position of the selected pot), read Data Register (read the contents of the selected nonvolatile register) and write Data Register (write a new value to the selected Data Register). The sequence of operations is shown in Figure 4.

The Increment/Decrement command is different from the other commands. Once the command is issued and the X9429 has responded with an acknowledge, the master can

clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse (t_{HIGH}) while SDA is HIGH, the selected wiper will move one resistor segment towards the V_H/R_H terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the V_L/R_L terminal. A detailed illustration of the sequence and timing for this operation are shown in Figures 5 and 6 respectively.

NOTE: (1)1/0 = data is one or zero



I2 I1

13

FIGURE 5. INCREMENT/DECREMENT INSTRUCTION SEQUENCE


IO R1 R0 0 0 A

A2 0

A0 A

S T A R T

C N K C






FIGURE 7. ACKNOWLEDGE RESPONSE FROM RECEIVER




FIGURE 8. DETAILED POTENTIOMETER BLOCK DIAGRAM

Detailed Operation

The potentiometer has a Wiper Counter Register and four Data Registers. A detailed discussion of the register organization and array operation follows.

Wiper Counter Register

The X9429 contains a Wiper Counter Register. The Wiper Counter Register can be envisioned as a 6-bit parallel and serial load counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/Decrement instruction. Finally, it is loaded with the contents of its Data Register zero (DR0) upon power-up.

The WCR is a volatile register; that is, its contents are lost when the X9429 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, it should be noted this may be different from the value present at power-down.

Data Registers

The potentiometer has four nonvolatile Data Registers. These can be read or written directly by the host and data can be transferred between any of the four Data Registers

and the Wiper Counter Register. It should be noted all operations changing data in one of these registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, these registers can be used as regular memory locations that could possibly store system parameters or user preference data.

Register Descriptions

DATA REGISTERS, (6-BIT), NON-VOLATILE

D5	D4	D3	D2	D1	D0
NV	NV	NV	NV	NV	NV
(MSB)					(LSB)

FOUR 6-BIT DATA REGISTERS FOR EACH XDCP.

{D5~D0}: These bits are for general purpose not volatile data storage or for storage of up to four different wiper values. The contents of Data Register 0 are automatically moved to the Wiper Counter Register on power-up.

WIPER COUNTER REGISTER, (6-BIT), VOLATILE

WP5	WP4	WP3	WP2	WP1	WP0
V	V	V	V	V	V
(MSB)					(LSB)

ONE 6-BIT WIPER COUNTER REGISTER FOR EACH XDCP.

{D5~D0}: These bits specify the wiper position of the respective XDCP. The Wiper Counter Register is loaded on

power-up by the value in Data Register 0. The contents of the WCR can be loaded from any of the other Data Register or directly. The contents of the WCR can be saved in a DR.

Instruction Format

NOTES:

- 1. "MACK"/"SACK": stands for the acknowledge sent by the master/slave.
- 2. A3 \sim A0": stands for the device addresses sent by the master.
- 3. X": indicates that it is a "0" for testing purpose but physically it is a "don't care" condition.
- 4. "I": stands for the increment operation, SDA held high during active SCL phase (high).
- 5. "D": stands for the decrement operation, SDA held low during active SCL phase (high).

Read Wiper Counter Register (WCR)

S		DE\ TY EN1	PE			DEV DRI	_	ES	S		STRU OPC		_					S	(SI	W ENT				TIOI ON		A)	М	s
A R T	0	1	0	1	A 3	A 2	0	A 0	A C K	1	0	0	1	0	0	0	0	A C K	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	A C K	T O P

Write Wiper Counter Register (WCR)

S		DE\ TY EN1	PΕ				/ICE ESS	ES	s	_	STRU OPC	_	_					s	(SE				OSI	_		DA)	s	s
Α	0	1	0	1	Α	Α	0	Α	Α	1	0	1	0	0	0	0	0	Α	0	0	W	W	W	W	W	W	Α	Т
R					3	2		0	С									С			Р	Р	Р	Р	Ρ	Р	С	О
Т									κ									K			5	4	3	2	1	0	K	Р

Read Data Register (DR)

S		DEVICE TYPE DENTIFIER DEVICE ADDRESS						s			JCTI ODE	-		EGI:			S		VIPEI ENT I		-	-			М	s	
A R T	0	1	0	1	A 3	A 2	0	A 0	A C K	1	0	1	1	R 1	R 0	0	0	A C K	0		N V P F 5 ∠	V V P F	.	W P 1	W P 0	A C K	T O P

Write Data Register (DR)

S		/ICE 'PE TIFII			DEV DRI	_		s	_		JCTI ODE	_		EGI:			s			ER F		IAS	-			s	s	HIGH-VOLTAGE WRITE CYCLE
A R T	0 1	0	1	A 3	A 2	0	A 0	A C K	1	1	0	0	R 1	R 0	0	0	A C K	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	A C K	T O P	

FN8248.3 October 13, 2008

XFR Data Register (DR) to Wiper Counter Register (WCR)

S T A		DEV TY ENT	PE	_			/ICE ESS		SA	_		JCTI ODE	-		EGI:	_		SA	S
R T	0	1	0	1	A 3	A 2	0	A 0	C K	1	1	0	1	R 1	R 0	0	0	C K	O P


XFR Wiper Counter Register (WCR) to Data Register (DR)

S T A		DEV TY ENT	PΕ				/ICE ESS	ES		INS	TRU OPC					STE ESS		SA	S	HIGH-VOLTAGE WRITE CYCLE
R T	0	1	0	1	A 3	A 2	0	A 0	C K	1	1	1	0	R 1	R 0	0	0	C K	O P	


Increment/Decrement Wiper Counter Register (WCR)

S	DEVICE TYPE IDENTIFIER	DEVICE ADDRESSES	s		JCTION ODE			S	_	NT/DECREM MASTER ON		s
A R T	0 1 0 1	A3 A2 0 A0	A C K	0 0	1 0	0 0 0	0	A C K	I/ I/ D D		I/ I/ D D	T O P

Symbol Table



Guidelines for Calculating Typical Values of Bus Pull-Up Resistors



BUS CAPACITANCE (PF)

<u>intersil</u>

11

Absolute Maximum Ratings

Supply Voltage (V _{CC} Limits)
X9429 5V ±10%
X9429-2.7
Voltage on SCL, SDA any address input
with respect to V _{SS} :1V to +7V
$\Delta V = (V_H - V_L) \dots$
I _W (10 s)±6mA

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
14 Lead TSSOP	92
16 Lead SOIC	82
Temperature Under Bias	°C to +135°C
Storage Temperature	°C to +150°C
Pb-Free Reflow Profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Operating Conditions

 Temperature Range
 0°C to +70°C

 Commercial
 -40°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details

Analog Specifications (Over recommended operating conditions unless otherwise stated.)

				LIM	NITS	
SYMBOL	PARAMETER	TEST CONDITIONS	MIN. (Note 7)	TYP.	MAX. (Note 7)	UNIT
	End-to-End Resistance Tolerance		-20		+20	%
	Power Rating	+25°C, each pot			50	mW
I _W	Wiper Current				±3	mA
R_W	Wiper Resistance	Wiper current = V_{CC}/R_{TOTAL} , $V_{CC} = 5V$		150	250	Ω
		Wiper current = V_{CC}/R_{TOTAL} , $V_{CC} = 3V$		400	1000	Ω
V_{TERM}	Voltage on Any V _H /R _H or V _L /R _L Pin	V _{SS} = 0V	V _{SS}		V _{CC}	V
	Noise	Ref: 1kHz		-120		dBV
	Resolution (Note 4)			1.6		%
	Absolute Linearity (Note 1)	V _{w(n)(actual)} - V _{w(n)(expected)}			±1	MI (Note 3)
	Relative Linearity (Note 2)	V _{w(n + 1)} - [V _{w(n) + MI}]			±0.2	MI (Note 3)
	Temperature Coefficient of R _{TOTAL}			±300		ppm/°C
	Ratiometric Temperature Coefficient			±20		ppm/°C
C _H /C _L /C _W	Potentiometer Capacitances	See Circuit #3, Spice Macromodel		10/10/25		pF

DC Electrical Specifications (Over the recommended operating conditions unless otherwise specified.)

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN. (Note 7)	TYP	MAX. (Note 7)	UNIT
I _{CC1}	V _{CC} Supply Current (nonvolatile write)	f _{SCL} = 400kHz, SDA = Open, Other Inputs = V _{SS}			3.5	mA
I _{CC2}	V _{CC} Supply Current (move wiper, write, read)	$f_{SCL} = 400kHz$, SDA = Open, Other Inputs = V_{SS}			170	μΑ
I _{SB}	V _{CC} Current (standby)	SCL = SDA = V _{CC} , Addr. = V _{SS}			3	μA
I _{LI}	Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC}			10	μA

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN. (Note 7)	TYP	MAX. (Note 7)	UNIT
I _{LO}	Output Leakage Current	V _{OUT} = V _{SS} to V _{CC}			10	μA
V _{IH}	Input HIGH Voltage		V _{CC} x 0.7		V _{CC} x 0.5	V
V _{IL}	Input LOW Voltage		-0.5		V _{CC} x 0.1	V
V _{OL}	Output LOW voltage	I _{OL} = 3mA			0.4	V

ENDURANCE AND DATA RETENTION

PARAMETER	MIN.	UNIT
Minimum Endurance	100,000	Data changes per bit per register
Data Retention	100	Years

CAPACITANCE

SYMBOL	TEST	TYP	UNIT	TEST CONDITIONS
C _{I/O} (Note 5)	Input/output capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN} (Note 5)	Input capacitance (A0, A2,and A3 and SCL)	6	pF	$V_{IN} = 0V$

POWER-UP TIMING

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t _R V _{CC} (Note 6)	V _{CC} Power-up ramp rate	0.2		50	V/ms

NOTES:

- 1. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
- 2. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
- 3. MI = RTOT/63 or $(R_H R_L)/63$, single pot
- 4. Typical = individual array resolutions.
- 5. Limits established by characterization and are not production tested.
- 6. Sample tested only.
- 7. Parts are 100% tested at +25°C. Over temperature limits established by characterization and are not production tested.


Power-up and Power-down Requirements

There are no restrictions on the power-up or power-down conditions of V_{CC} and the voltage applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to $V_H,\,V_L,\,$ and $V_W,\,i.e.,\,V_{CC}\geq V_H,\,V_L,\,V_W.$ The V_{CC} ramp rate spec is always in effect.


AC Test Conditions

Input pulse levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input rise and fall times	10ns
Input and output timing level	V _{CC} x 0.5

Equivalent AC Load Circuit



Circuit #3 SPICE Macro Model



$\begin{tabular}{ll} \bf AC\ TIMING\ (Over\ recommended\ operating\ conditions) \end{tabular}$

SYMBOL	PARAMETER	MIN (Note 7)	MAX (Note 7)	UNIT
f _{SCL}	Clock Frequency		400	kHz
t _{CYC}	Clock Cycle Time	2500		ns
t _{HIGH}	Clock High Time	700		ns
t _{LOW}	Clock Low Time	1300		ns
t _{SU:STA}	Start Setup Time	600		ns
t _{HD:STA}	Start Hold Time	600		ns
t _{SU:STO}	Stop Setup Time	600		ns
t _{SU:DAT}	SDA Data Input Setup Time	100		ns
t _{HD:DAT}	SDA Data Input Hold Time	30		ns
t _R	SCL and SDA Rise Time		300	ns
t _F	SCL and SDA Fall Time		300	ns
t _{AA}	SCL low to SDA Data Output Valid Time		900	ns
t _{DH}	SDA Data Output Hold Hime	50		ns
t _l	Noise Suppression Time Constant at SCL and SDA Inputs	50		ns
t _{BUF}	Bus Free Time (Prior to Any Transmission)	1300		ns
t _{SU:WPA}	WP, A0, A2, A3 Setup Time	0		ns
t _{HD:WPA}	WP, A0, A2, A3 Hold Time	0		ns

HIGH-VOLTAGE WRITE CYCLE TIMING


SYMBOL	PARAMETER	TYP	MAX	UNIT
t _{WR}	High-Voltage Write Cycle Time (Store Instructions)	5	10	ms

XDCP TIMING


SYMBOL	PARAMETER	MIN (Note 7)	MAX (Note 7)	UNIT
t _{WRPO}	Wiper Response Time After the Third (last) Power Supply is Stable		10	μs
t _{WRL}	Wiper Response Time After Instruction Issued (All Load Instructions)		10	μs
t _{WRID}	Wiper Response Time From an Active SCL/SCK Edge (Increment/Decrement Instruction)		10	μs

Timing Diagrams


Start and Stop Timing




Input Timing




Output Timing




XDCP Timing (for All Load Instructions)



XDCP Timing (for Increment/Decrement Instruction)




Write Protect and Device Address Pins Timing




Applications information

Basic Configurations of Electronic Potentiometers




THREE TERMINAL POTENTIOMETER; VARIABLE VOLTAGE DIVIDER




TWO TERMINAL VARIABLE RESISTOR; VARIABLE CURRENT

Application Circuits

NONINVERTING AMPLIFIER







VOLTAGE REGULATOR

 $V_{O}(REG) = 1.25V (1+R_{2}/R_{1})+I_{adj} R_{2}$

OFFSET VOLTAGE ADJUSTMENT




COMPARATOR WITH HYSTERESIS




 $\begin{aligned} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{aligned}$

Application Circuits (continued)


ATTENUATOR




FILTER



INVERTING AMPLIFIER




EQUIVALENT L-R CIRCUIT




 $\begin{aligned} \mathbf{Z_{IN}} &= \mathbf{R_2} + \mathbf{s} \; \mathbf{R_2} \; (\mathbf{R_1} + \mathbf{R_3}) \; \mathbf{C_1} = \mathbf{R_2} + \mathbf{s} \; \mathbf{Leq} \\ & (\mathbf{R_1} + \mathbf{R_3}) >> \mathbf{R_2} \end{aligned}$

FUNCTION GENERATOR



FREQUENCY $\mu R_1,\,R_2,\,C$ AMPLITUDE $\mu R_A,\,R_B$

Thin Shrink Small Outline Plastic Packages (TSSOP)



NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)


M14.173

14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.041	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
С	0.0035	0.0079	0.09	0.20	-
D	0.195	0.199	4.95	5.05	3
E1	0.169	0.177	4.30	4.50	4
е	0.026 BSC		0.65 BSC		-
Е	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	14		14		7
α	0°	8º	0°	8º	-

Rev. 2 4/06

Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.3 (JEDEC MS-013-AA ISSUE C)
16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.0200	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.3977	0.4133	10.10	10.50	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.050 BSC		1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7
α	0°	8°	0°	8°	-

Rev. 1 6/05

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com