



General Description

The MAX9209/MAX9213 serialize 21 bits of LVTTL/ LVCMOS parallel input data to three LVDS outputs. A parallel rate clock on a fourth LVDS output provides timing for deserialization.

The MAX9209/MAX9213 feature programmable DC balance, which allows isolation between the serializer and deserializer using AC-coupling. The DC balance circuits on each channel code the data, limiting the imbalance of transmitted ones and zeros to a defined range. The companion MAX9210/MAX9214 deserializers decode the data. When DC balance is not programmed, the serializers are compatible with non-DC-balanced, 21-bit serializers such as the DS90CR215 and DS90CR217.


Two frequency ranges and two DC-balance default conditions are available for maximum replacement flexibility and compatibility with existing non-DC-balanced serializers.

The MAX9209/MAX9213 are available in TSSOP and space-saving TQFN packages.

Applications

Automotive Navigation Systems Automotive DVD Entertainment Systems **Digital Copiers** Laser Printers

Functional Diagram



Pin Configurations appear at end of data sheet.

Features

- ♦ Programmable DC-Balanced or Non-DC-Balanced Operation
- ♦ DC Balance Allows AC-Coupling for Ground-Shift **Tolerance**
- ♦ As Low as 8MHz Operation
- ♦ Pin Compatible with DS90CR215 and DS90CR217 in Non-DC-Balanced Mode
- ♦ Integrated 110 Ω (DC-Balanced) and 410 Ω (Non-**DC-Balanced) Output Resistors**
- ♦ 5V Tolerant LVTTL/LVCMOS Data Inputs
- ♦ PLL Requires No External Components
- ♦ Up to 1.785Gbps Throughput
- ♦ LVDS Outputs Meet IEC 61000-4-2 and ISO 10605 Requirements
- **♦ LVDS Outputs Conform to ANSI TIA/EIA-644 LVDS Standard**
- **♦ Low-Profile 48-Lead TSSOP and Space-Saving TQFN Packages**
- ◆ -40°C to +85°C Operating Temperature Range
- ♦ +3.3V Supply

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX9209EUM+	-40°C to +85°C	48 TSSOP
MAX9209EUM/V+	-40°C to +85°C	48 TSSOP
MAX9209GUM+	-40°C to +105°C	48 TSSOP
MAX9213 ETM+	-40°C to +85°C	48 TQFN-EP*
MAX9213EUM+	-40°C to +85°C	48 TSSOP

+Denotes a lead(Pb)-free/RoHS-compliant package.

N denotes an automotive qualified part.

*EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

ESD Protection
Human Body Model ($R_D = 1.5k\Omega$, $C_S = 100pF$)
All Pins to GND±2kV
IEC 61000-4-2 ($R_D = 330\Omega$, $C_S = 150pF$)
Contact Discharge (TxOUT_, TxCLK OUT_) to GND ±8kV
Air Gap Discharge (TxOUT_, TxCLK OUT_) to GND±15kV
ISO 10605 ($R_D = 2k\Omega$, $C_S = 330pF$)
Contact Discharge (TxOUT_, TxCLK OUT_) to GND ±8kV
Air Gap Discharge (TxOUT_, TxCLK OUT_) to GND ±25kV
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Ε

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100 \Omega \pm 1\%, \overline{PWRDWN} = \text{high, DCB/NC} = \text{high or low, unless otherwise noted.}$ Typical values are at V_{CC} $= +3.3V, T_A = +25^{\circ}C.)$ (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
SINGLE-ENDED INPUTS (TxIN_,	TxCLK IN, P	WRDWN, DCB/NC)						
		TxIN_, TxCLK IN, PW	RDWN	2.0		5.5		
High-Level Input Voltage	VIH	DCB/NC		2.0		V _{CC} + 0.3	V	
Low-Level Input Voltage	V _{IL}			-0.3		+0.8	V	
Input Current	I _{IN}	$V_{IN} = high or low, \overline{PWR}$	DWN = high or low	-20		+20	μΑ	
Input Clamp Voltage	V _{CL}	I _{CL} = -18mA			-0.9	-1.5	V	
LVDS OUTPUTS (TxOUT_, TxCL	LVDS OUTPUTS (TxOUT_, TxCLK OUT)							
Differential Output Voltage	V _{OD}	Figure 1		250	350	450	mV	
Change in V _{OD} Between Complementary Output States	ΔV _{OD}	Figure 1	Figure 1		2	25	mV	
Output Offset Voltage	Vos	Figure 1	Figure 1		1.25	1.375	V	
Change in VOS Between Complementary Output States	ΔV _{OS}	Figure 1	Figure 1		10	30	mV	
		V _{OUT+} or V _{OUT-} = 0V non-DC-balanced mo	,	-10	±5.7	+10		
Output Short-Circuit Current	los	V _{OUT+} or V _{OUT-} = 0V or V _{CC} , DC-balanced mode		-15	±8.2	+15	mA	
Magnitude of Differential Output	I _{OSD}	V _{OD} = 0V, non-DC-balanced mode (Note 3)			5.7	10	mA	
Short-Circuit Current		V _{OD} = 0V, DC-balanced mode (Note 3)			8.2	15		
		DC balancad made		78	110	147	Ω	
Differential Output Resistance	Ro	DC-balanced mode	-40°C to +105°C	78	110	150		
Differential Output nesistatice	nΟ	Non-DC-balanced		292	410	547		
		mode	-40°C to +105°C	292	410	564		

MIXIM

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100\Omega \pm 1\%, \overline{PWRDWN} = \text{high, DCB/NC} = \text{high or low, unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C.}$ (Notes 1, 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Output High-Impedance Current	I _{OZ}	$\overline{\text{PWRDWN}} = \text{low or V}_0$ V _{OUT+} = 0V or 3.6V,		-0.5	±0.1	+0.5	μΑ
			8MHz MAX9209		40	54	
			16MHz MAX9209		48	68	
		DC-balanced mode,	34MHz MAX9209		71	90	
		worst-case pattern, C _L = 5pF, Figure 2	16MHz MAX9213		46	64	
			34MHz MAX9213		59	87	mA
			66MHz MAX9213		94	108	
		Non-DC-balanced mode, worst-case pattern, C _L = 5pF, Figure 2	10MHz MAX9209		30	39	
Worst-Case Supply Current	Iccw		20MHz MAX9209		37	53	
			33MHz MAX9209		49	70	
			40MHz MAX9209		56	75	
			20MHz MAX9213		36	49	
			33MHz MAX9213		45	62	
			40MHz MAX9213		49	70	
			66MHz MAX9213		68	89	
			85MHz MAX9213		83	100	
Power-Down Supply Current	Iccz	PWRDWN = low	L		17	50	μΑ

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100\Omega \pm 1\%, C_L = 5 \text{pF}, \overline{PWRDWN} = \text{high, DCB/NC} = \text{high or low, unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C.}$) (Notes 4, 5)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
LVDS Low-to-High Transition	LLUT	Fi 0	MAX9209	150	280	400	
Time	LLHT	Figure 3	MAX9213	150	260	350	ps
LVDS High-to-Low Transition	LLUT	Figure 0	MAX9209	150	280	400	10.0
Time	LHLT	Figure 3	MAX9213	150	260	350	ps
TxCLK IN Transition Time	TCIT	Figure 4				4	ns
			10MHz MAX9209	N/7 x TCIP - 0.25	N/7 x TCIP	N/7 x TCIP + 0.25	
		N 0 1 2 2	20MHz MAX9209	N/7 x TCIP - 0.15	N/7 x TCIP	N/7 x TCIP + 0.15	
		N = 0, 1, 2, 3, 4, 5, 6 non-DC- balanced mode, Figure 5 (Note 6)	40MHz MAX9209	N/7 x TCIP - 0.1	N/7 x TCIP	N/7 x TCIP + 0.1	
	TPPosN		20MHz MAX9213	N/7 x TCIP - 0.25	N/7 x TCIP	N/7 x TCIP + 0.25	
			40MHz MAX9213	N/7 x TCIP - 0.15	N/7 x TCIP	N/7 x TCIP + 0.15	
Output Pulse Position			85MHz MAX9213	N/7 x TCIP - 0.1	N/7 x TCIP	N/7 x TCIP + 0.1	ns
Output i dise i ostilori	11 1 0511		8MHz MAX9209	N/9 x TCIP - 0.25	N/9 X TCIP	+ 0.20	115
			16MHz MAX9209	N/9 x TCIP - 0.15	N/9 x TCIP	N/9 x TCIP + 0.15	
		N = 0, 1, 2, 3, 4, 5, 6, 7, 8	34MHz MAX9209	N/9 x TCIP - 0.1	N/9 x TCIP	N/9 x TCIP + 0.1	
		DC-balanced mode, Figure 6 (Note 6)	16MHz MAX9213	N/9 x TCIP - 0.25	N/9 x TCIP	N/9 x TCIP + 0.25	
			34MHz MAX9213	N/9 x TCIP - 0.15	N/9 x TCIP	N/9 x TCIP + 0.15	
			66MHz MAX9213	N/9 x TCIP - 0.1	N/9 x TCIP	N/9 x TCIP + 0.1	

4 ______ /N/XI/M

AC ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = +3.0V \text{ to } +3.6V, R_L = 100\Omega \pm 1\%, C_L = 5pF, \overline{PWRDWN} = \text{high, DCB/NC} = \text{high or low, unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3V, T_A = +25^{\circ}C.$) (Notes 4, 5)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TxCLK IN High Time	TCIH	Figure 7	0.3 x TCIP		0.7 x TCIP	ns
TxCLK IN Low Time	TCIL	Figure 7	0.3 x TCIP		0.7 x TCIP	ns
TxIN to TxCLK IN Setup	TSTC	Figure 7	2.2			ns
TxIN to TxCLK IN Hold	THTC	Figure 7	0			ns
TxCLK IN to TxCLK OUT Delay	TCCD	Non-DC-balanced mode, Figure 8	3.5	4.5	6.0	no
TXCEN IN to TXCEN OUT Delay		DC-balanced mode, Figure 8	4.7	5.9	7.2	ns
Serializer Phase-Locked Loop Set	TPLLS	Figure 9			32800 x TCIP	ns
Serializer Power-Down Delay	TPDD	Figure 10		14	50	ns
TxCLK IN Cycle-to-Cycle Jitter (Input Clock Requirement)	TJIT				2	ns
Magnitude of Differential Output Voltage	V _{OD}	595Mbps data rate, worst-case pattern	250			mV


- Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V_{OD}, ΔV_{OD}, and ΔV_{OS}.
- Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at T_A = +25°C.
- Note 3: Guaranteed by design.
- Note 4: TCIP is the period of TxCLK IN.
- Note 5: AC parameters are guaranteed by design and characterization, and are not production tested. Limits are set at ±6 sigma.
- Note 6: Pulse position TPPosN is characterized using 27 1 PRBS data.

Typical Operating Characteristics

 $(V_{CC} = +3.3V, R_L = 100\Omega \pm 1\%, C_L = 5pF, \overline{PWRDWN} = high, T_A = +25^{\circ}C, unless otherwise noted.)$










Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, R_L = 100\Omega \pm 1\%, C_L = 5pF, \overline{PWRDWN} = high, T_A = +25^{\circ}C, unless otherwise noted.)$






MAX9213




MAX9213
EYE DIAGRAM—NON-DC-BALANCED MODE




300ps/div

MAX9213 EYE DIAGRAM—DC-BALANCED MODE




MAX9213 EYE DIAGRAM—DC-BALANCED MODE



300ps/div

MAX9213 Eye Diagram—DC-Balanced Mode



300ps/div

Pin Description

TSSOP TQFN NAME FUNCTION 1, 3, 4, 44, 45, 47, 48, 38, 39, 41, 42, 43, 45, 46 TxIN0-TxIN6 5V Tolerant LVTTL/LVCMOS Channel 0 Data Inputs. Internally pulled down to GND. 2, 8, 14, 21 2, 8, 15, 44 VCC Digital Supply Voltage 5, 11, 17, 24, 46 5, 11, 18, 40, 47 GND Ground 6, 7, 9, 10, 12, 13, 15 1, 3, 4, 6, 7, 9, 48 TxIN7-TxIN13 5V Tolerant LVTTL/LVCMOS Channel 1 Data Inputs. Internally pulled down to GND. 16, 18, 19, 20, 22, 23, 25 10, 12, 13, 14, 16, 17, 19 TxIN14-TxIN20 5V Tolerant LVTTL/LVCMOS Channel 2 Data Inputs. Internally pulled down to GND. 26 20 TxCLK IN 5V Tolerant LVTTL/LVCMOS Parallel Rate Clock Input. Internally pulled down to GND.	Р	IN		
1, 3, 4, 44, 49, 47, 48, 38, 39, 41, 42, 43, 45, 46 XINNU-IXINO Internally pulled down to GND.		TSSOP TQFN		FUNCTION
5, 11, 17, 24, 46 5, 11, 18, 40, 47 GND Ground		38, 39, 41, 42, 43, 45, 46	TxIN0-TxIN6	· ·
1, 3, 4, 6, 7, 9, 48	2, 8, 14, 21	2, 8, 15, 44	Vcc	Digital Supply Voltage
1, 3, 4, 6, 7, 9, 48	5, 11, 17, 24, 46	5, 11, 18, 40, 47	GND	Ground
TxCLK IN Internally pulled down to GND. Internally pulled down to GND.	6, 7, 9, 10, 12, 13, 15	1, 3, 4, 6, 7, 9, 48	TxIN7-TxIN13	· ·
20	16, 18, 19, 20, 22, 23, 25	10, 12, 13, 14, 16, 17, 19	TxIN14-TxIN20	
PWRDWN pulled down to GND. Outputs are high impedance when PWRDWN = low or open.	26	20	TxCLK IN	
29 23 PLL VCC PLL Supply Voltage 31, 36, 42 25, 30, 36 LVDS GND LVDS Ground 32 26 TXCLK OUT+ Noninverting LVDS Parallel Rate Clock Output 33 27 TXCLK OUT- Inverting LVDS Parallel Rate Clock Output 34 28 TXOUT2+ Noninverting Channel 2 LVDS Serial Data Output 35 29 TXOUT2- Inverting Channel 2 LVDS Serial Data Output 37 31 LVDS VCC LVDS Supply Voltage 38 32 TXOUT1+ Noninverting Channel 1 LVDS Serial Data Output 39 33 TXOUT1- Inverting Channel 1 LVDS Serial Data Output 40 34 TXOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TXOUT0- Inverting Channel 0 LVDS Serial Data Output 42 AVAILAGE CHANNEL OF AMAY OF AM	27	21	PWRDWN	
31, 36, 42 25, 30, 36 LVDS GND LVDS Ground 32 26 TxCLK OUT+ Noninverting LVDS Parallel Rate Clock Output 33 27 TxCLK OUT- Inverting LVDS Parallel Rate Clock Output 34 28 TxOUT2+ Noninverting Channel 2 LVDS Serial Data Output 35 29 TxOUT2- Inverting Channel 2 LVDS Serial Data Output 37 31 LVDS VCC LVDS Supply Voltage 38 32 TxOUT1+ Noninverting Channel 1 LVDS Serial Data Output 39 33 TxOUT1- Inverting Channel 1 LVDS Serial Data Output Noninverting Channel 1 LVDS Serial Data Output 40 34 TxOUT0- Noninverting Channel 0 LVDS Serial Data Output Inverting Channel 0 LVDS Serial Data Output LVTTL/LVCMOS DC-Balance Programming Input: MAX9209: pulled up to VCC MAX9213: pulled up to VCC See Table 1.	28, 30	22, 24	PLL GND	PLL Ground
32 26 TxCLK OUT+ Noninverting LVDS Parallel Rate Clock Output 33 27 TxCLK OUT- Inverting LVDS Parallel Rate Clock Output 34 28 TxOUT2+ Noninverting Channel 2 LVDS Serial Data Output 35 29 TxOUT2- Inverting Channel 2 LVDS Serial Data Output 37 31 LVDS V _{CC} LVDS Supply Voltage 38 32 TxOUT1+ Noninverting Channel 1 LVDS Serial Data Output 39 33 TxOUT1- Inverting Channel 1 LVDS Serial Data Output 40 34 TxOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output 42 LVTTL/LVCMOS DC-Balance Programming Input: 43 AMAY9209: pulled up to V _{CC} 44 MAX9213: pulled up to V _{CC} 5ee Table 1.	29	23	PLL V _{CC}	PLL Supply Voltage
33 27 TxCLK OUT- Inverting LVDS Parallel Rate Clock Output 34 28 TxOUT2+ Noninverting Channel 2 LVDS Serial Data Output 35 29 TxOUT2- Inverting Channel 2 LVDS Serial Data Output 37 31 LVDS VCC LVDS Supply Voltage 38 32 TxOUT1+ Noninverting Channel 1 LVDS Serial Data Output 39 33 TxOUT1- Inverting Channel 1 LVDS Serial Data Output 40 34 TxOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output 42 LVTTL/LVCMOS DC-Balance Programming Input: 43 MAX9209: pulled up to VCC 43 MAX9213: pulled up to VCC 5ee Table 1.	31, 36, 42	25, 30, 36	LVDS GND	LVDS Ground
34 28 TxOUT2+ Noninverting Channel 2 LVDS Serial Data Output 35 29 TxOUT2- Inverting Channel 2 LVDS Serial Data Output 37 31 LVDS VCC LVDS Supply Voltage 38 32 TxOUT1+ Noninverting Channel 1 LVDS Serial Data Output 39 33 TxOUT1- Inverting Channel 1 LVDS Serial Data Output 40 34 TxOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output 43 DCB/NC LVTTL/LVCMOS DC-Balance Programming Input: MAX9209: pulled up to VCC MAX9213: pulled up to VCC See Table 1.	32	26	TxCLK OUT+	Noninverting LVDS Parallel Rate Clock Output
35 29 TxOUT2- Inverting Channel 2 LVDS Serial Data Output 37 31 LVDS V _{CC} LVDS Supply Voltage 38 32 TxOUT1+ Noninverting Channel 1 LVDS Serial Data Output 39 33 TxOUT1- Inverting Channel 1 LVDS Serial Data Output 40 34 TxOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output 42 LVTTL/LVCMOS DC-Balance Programming Input: 43 MAX9209: pulled up to V _{CC} MAX9213: pulled up to V _{CC} See Table 1.	33	27	TxCLK OUT-	Inverting LVDS Parallel Rate Clock Output
37 31 LVDS V _{CC} LVDS Supply Voltage 38 32 TxOUT1+ Noninverting Channel 1 LVDS Serial Data Output 39 33 TxOUT1- Inverting Channel 1 LVDS Serial Data Output 40 34 TxOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output LVTTL/LVCMOS DC-Balance Programming Input: MAX9209: pulled up to V _{CC} MAX9213: pulled up to V _{CC} See Table 1.	34	28	TxOUT2+	Noninverting Channel 2 LVDS Serial Data Output
38 32 TxOUT1+ Noninverting Channel 1 LVDS Serial Data Output 39 33 TxOUT1- Inverting Channel 1 LVDS Serial Data Output 40 34 TxOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output LVTTL/LVCMOS DC-Balance Programming Input: MAX9209: pulled up to VCC MAX9213: pulled up to VCC See Table 1.	35	29	TxOUT2-	Inverting Channel 2 LVDS Serial Data Output
39 33 TxOUT1- Inverting Channel 1 LVDS Serial Data Output 40 34 TxOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output LVTTL/LVCMOS DC-Balance Programming Input: MAX9209: pulled up to VCC MAX9213: pulled up to VCC See Table 1.	37	31	LVDS V _{CC}	LVDS Supply Voltage
40 34 TxOUT0+ Noninverting Channel 0 LVDS Serial Data Output 41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output LVTTL/LVCMOS DC-Balance Programming Input: MAX9209: pulled up to VCC MAX9213: pulled up to VCC See Table 1.	38	32	TxOUT1+	Noninverting Channel 1 LVDS Serial Data Output
41 35 TxOUT0- Inverting Channel 0 LVDS Serial Data Output LVTTL/LVCMOS DC-Balance Programming Input: MAX9209: pulled up to VCC MAX9213: pulled up to VCC See Table 1.	39	33	TxOUT1-	Inverting Channel 1 LVDS Serial Data Output
LVTTL/LVCMOS DC-Balance Programming Input: MAX9209: pulled up to V _{CC} MAX9213: pulled up to V _{CC} See Table 1.	40	34	TxOUT0+	Noninverting Channel 0 LVDS Serial Data Output
43 DCB/NC MAX9209: pulled up to V _{CC} MAX9213: pulled up to V _{CC} See Table 1.	41	35	TxOUT0-	Inverting Channel 0 LVDS Serial Data Output
— EP Exposed Paddle (TQFN Only). Solder to ground.	43	37	DCB/NC	MAX9209: pulled up to V _{CC} MAX9213: pulled up to V _{CC}
	_	_	EP	Exposed Paddle (TQFN Only). Solder to ground.




Figure 1. LVDS Output DC Parameters




Figure 2. Worst-Case Test Pattern




Figure 3. LVDS Output Load and Transition Times




Figure 4. Clock Transition Time Waveform




Figure 5. Non-DC-Balanced Mode LVDS Output Pulse Position Measurement

Detailed Description

The MAX9209 operates at a parallel clock frequency of 8MHz to 34MHz in DC-balanced mode and 10MHz to 40MHz in non-DC-balanced mode. The MAX9213 operates at a parallel clock frequency of 16MHz to 66MHz in DC-balanced mode and 20MHz to 85MHz in non-DC-balanced mode.

DC-balanced or non-DC-balanced operation is controlled by the DCB/NC pin (see Table 1). In non-DC-balanced mode, each channel serializes 7 bits every cycle of the parallel clock. In DC-balanced mode, 9 bits are serialized every clock cycle (7 data bits + 2 DC-balance bits). The highest data rate in DC-balanced mode for the MAX9213 is $66\text{MHz} \times 9 = 594\text{Mbps}$. In non-DC-balanced mode, the maximum data rate is $85\text{MHz} \times 7 = 595\text{Mbps}$. A bit time is 1 divided by the data rate, for example, 1 / 595Mbps = 1.68ns.

DC Balance

Through data coding, the DC-balance circuits limit the imbalance of ones and zeros transmitted on each channel. If +1 is assigned to each binary one transmitted

Table 1. DC-Balance Programming

DEVICE	DCB/NC	OPERATING MODE	OPERATING FREQUENCY (MHz)
	High or open	DC balanced	8 to 34
MAX9209	Low	Non-DC balanced	10 to 40
	High or open	DC balanced	16 to 66
MAX9213	Low	Non-DC balanced	20 to 85

and -1 is assigned to each binary zero transmitted, the variation in the running sum of assigned values is called the digital sum variation (DSV). The maximum DSV for the MAX9209/MAX9213 data channels is 10. At most, 10 more zeros than ones, or 10 more ones than zeros, are transmitted. The maximum DSV for the clock channel is 5. Limiting the DSV and choosing the correct coupling capacitors maintain differential signal amplitude and reduce jitter due to droop on AC-coupled links.




Figure 6. DC-Balanced Mode LVDS Output Pulse Position Measurement




Figure 7. Setup and Hold, High and Low Times




Figure 8. Clock-In to Clock-Out Delay

10 ______ /N/XI/V




Figure 9. PLL Set Time




Figure 10. Power-Down Delay




Figure 11. DC-Balanced Mode Inputs Mapped to LVDS Outputs

To obtain DC balance on the data channels, the parallel input data is inverted or not inverted, depending on the sign of the digital sum at the word boundary. Two complementary bits are appended to each group of 7 parallel input data bits to indicate to the MAX9210/MAX9214 deserializers whether the data bits are inverted (Figure 11). The deserializer restores the original

state of the parallel data. The LVDS clock signal alternates duty cycles of 4/9 and 5/9, which maintains DC balance. Figure 12 shows the non-DC-balanced mode inputs mapped to LVDS outputs.




Figure 12. Non-DC-Balanced Mode Inputs Mapped to LVDS Outputs




Figure 13. DC-Coupled Link, Non-DC-Balanced Mode

AC-Coupling Benefits

Bit errors experienced with DC-coupling can be eliminated by increasing the receiver common-mode voltage range by AC-coupling. AC-coupling increases the common-mode voltage range of an LVDS receiver to nearly the voltage rating of the capacitor. The typical LVDS driver output is 350mV centered on an offset volt-

age of 1.25V, making single-ended output voltages of 1.425V and 1.075V. An LVDS receiver accepts signals from 0V to 2.4V, allowing approximately ±1V common-mode difference between the driver and receiver on a DC-coupled link (2.4V - 1.425V = 0.975V and 1.075V - 0V = 1.075V). Figure 13 shows the DC-coupled link, non-DC-balanced mode.

12 ______ /N/XI/M




Figure 14. Two Capacitors per Link, AC-Coupled, DC-Balanced Mode

Common-mode voltage differences may be due to ground potential variation or common-mode noise. If there is more than ±1V of difference, the receiver is not guaranteed to read the input signal correctly and may cause bit errors. AC-coupling filters low-frequency ground shifts and common-mode noise and passes high-frequency data. A common-mode voltage difference up to the voltage rating of the coupling capacitor (minus half the differential swing) is tolerated. DC-balanced coding of the data is required to maintain the differential signal amplitude and limit jitter on an AC-coupled link. A capacitor in series with each output of the LVDS driver is sufficient for AC-coupling. However,

two capacitors—one at the serializer output and one at the deserializer input—provide protection in case either end of the cable is shorted to a high voltage.

5V Tolerant Inputs

All signal and control inputs except DCB/NC are 5V tolerant and are internally pulled down to GND. The DCB/NC pin has a pullup on the MAX9209/MAX9213.

DCB/NC Pin Default Conditions

The MAX9209/MAX9213 have programmable DC balance/non-DC balance. See Table 1 for DCB/NC default settings and operating modes.




Figure 15. Four Capacitors per Link, AC-Coupled, DC-Balanced Mode

Applications Information

Selection of AC-Coupling Capacitors

Voltage droop and the DSV of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is finite, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level.

The RC network for an AC-coupled link consists of the LVDS receiver termination resistor (R_T), the LVDS driver output resistor (R_O), and the series AC-coupling capacitors (C). The RC time constant for two equal-value series capacitors is (C x (R_T + R_O)) / 2 (Figure 14). The RC time constant for four equal-value series capacitors is (C x (R_T + R_O)) / 4 (Figure 15).

RT is required to match the transmission line impedance (usually 100 Ω) and RO is determined by the LVDS driver design, with a minimum value of 78 Ω (see the *DC Electrical Characteristics* table). This leaves the capacitor selection to change the system time constant.

In the following example, the capacitor value for a droop of 2% is calculated. Jitter due to this droop is then calculated assuming a 1ns transition time:

$$C = -(2 \times t_B \times DSV) / (ln (1 - D) \times (R_T + R_O)) (Eq 1)$$

where:

C = AC-coupling capacitor (F)

t_B = bit time (s)

DSV = digital sum variation (integer)

In = natural log

D = droop (% of signal amplitude)

 R_T = termination resistor (Ω)

14 /V/XI/M

 R_O = output resistance (Ω)

Equation 1 is for two series capacitors (Figure 14). The bit time (t_B) is the period of the parallel clock divided by 9. The DSV is 10. See equation 3 for four series capacitors (Figure 15).

The capacitor for 2% maximum droop at 8MHz parallel rate clock is:

$$C = -(2 \times t_B \times DSV) / (ln (1 - D) \times (R_T + R_O))$$

$$C = -(2 \times 13.9 ns \times 10) / (ln (1 - .02) \times (100\Omega + 78\Omega))$$

$$C = 0.0773 \mu F$$

Jitter due to droop is proportional to the droop and transition time:

$$t_{i,j} = t_T \times D$$
 (Eq 2)

where:

 $t_{ij} = jitter(s)$

 t_T = transition time (s) (0% to 100%)

D = droop (% of signal amplitude)

Jitter due to 2% droop and assumed 1ns transition time is:

$$t_{J} = 1ns \times 0.02$$
$$t_{J} = 20ps$$

The transition time in a real system depends on the frequency response of the cable driven by the serializer. The capacitor value decreases for a higher frequency parallel clock and for higher levels of droop and jitter. Use high-frequency, surface-mount ceramic capacitors.

Equation 1 altered for four series capacitors (Figure 15) is: $C = -(4 \times t_B \times DSV) / (ln (1 - D) \times (R_T + R_O))$ (Eq 3)

Integrated Termination

The MAX9209/MAX9213 have an integrated output termination resistor across each of the four LVDS outputs. These resistors damp reflections from induced noise and mismatches between the transmission line impedance and termination resistor at the deserializer input. In DC-balanced mode, the differential output resistance is part of the RC time constant. In non-DC-balanced mode, the output termination is increased to 410Ω (typ) to reduce power. In power-down mode $(\overline{PWRDWN}=low)$ or when the power supply is off, the output resistor is switched out and the LVDS outputs are high impedance.

PWRDWN and Power-Off

Driving PWRDWN low stops the PLL, switches out the integrated output termination resistors, puts the LVDS outputs in high impedance, and reduces supply current

to 50µA or less. Driving PWRDWN high starts the PLL lock to the input clock and switches in the output termination resistors. The LVDS outputs are not driven until the PLL locks. The differential output resistance pulls the outputs together and the LVDS outputs are high impedance to ground. If the power supply is turned off, the output resistors are switched out and the LVDS outputs are high impedance.

PLL Lock Time

The PLL lock time is set by an internal counter. The maximum time to lock is 32,800 clock periods. Power and clock should be stable to meet the lock-time specification. When the PLL is locking, the LVDS outputs are not active and have a differential output resistance of R_O.

Power-Supply Bypassing

There are separate power domains for LVDS, PLL, and digital circuits. Bypass each LVDS V_{CC} , PLL V_{CC} , and V_{CC} pin with high-frequency surface-mount ceramic $0.1\mu F$ and $0.001\mu F$ capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.

LVDS Outputs

The LVDS outputs are current sources. The voltage swing is proportional to the load impedance. The outputs are rated for a differential load of $100\Omega \pm 1\%$.

Cables and Connectors

Interconnect for LVDS typically has a differential impedance of 100Ω . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.

Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

Board Layout

Keep the LVTTL/LVCMOS input and LVDS output signals separated to prevent crosstalk. A four-layer PCB with separate layers for power, ground, LVDS outputs, and digital signals is recommended.

ESD Protection

The MAX9209/MAX9213 ESD tolerance is rated for IEC 61000-4-2, Human Body Model and ISO 10605 standards. IEC 61000-4-2 and ISO 10605 specify ESD tolerance for electronic systems. The IEC 61000-4-2 discharge components are Cs = 150pF and RD = 330Ω (Figure 16). For IEC 61000-4-2, the LVDS outputs are

rated for $\pm 8 \text{kV}$ contact and $\pm 15 \text{kV}$ air discharge. The Human Body Model discharge components are C_S = 100pF and R_D = 1.5k Ω (Figure 17). For the Human Body Model, all pins are rated for $\pm 2 \text{kV}$ contact discharge. The ISO 10605 discharge components are C_S = 330pF and R_D = $2 \text{k} \Omega$ (Figure 18). For ISO 10605, the LVDS outputs are rated for $\pm 8 \text{kV}$ contact and $\pm 25 \text{kV}$ air discharge.




Figure 16. IEC 61000-4-2 Contact Discharge ESD Test Circuit




Figure 17. Human Body ESD Test Circuit





Figure 18. ISO 10605 Contact Discharge ESD Test Circuit

Pin Configurations



Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
48 TSSOP	A48+1	<u>21-0155</u>	<u>90-0124</u>
48 TQFN	T4877+6	21-0144	<u>90-0132</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
3	6/07		1–5, 9, 14, 15, 18, 19, 20
4	10/07	Removed all references to MAX9211 and MAX9215.	1–20
5	3/12	Updated Ordering Information	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.