

PIC18F6585/8585/6680/8680 Data Sheet

64/68/80-Pin High-Performance,

64-Kbyte Enhanced Flash

Microcontrollers with ECAN Module

© 2004 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart and rfPIC are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartShunt and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, Select Mode, SmartSensor, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV SO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/68/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with ECAN Module

High-Performance RISC CPU:

- Source code compatible with the PIC16 and PIC17 instruction sets
- · Linear program memory addressing to 2 Mbytes
- · Linear data memory addressing to 4096 bytes
- 1 Kbyte of data EEPROM
- Up to 10 MIPs operation:
 - DC 40 MHz osc./clock input
 - 4 MHz-10 MHz osc./clock input with PLL active
- 16-bit wide instructions, 8-bit wide data path
- Priority levels for interrupts
- 31-level, software accessible hardware stack
- 8 x 8 Single-Cycle Hardware Multiplier

External Memory Interface (PIC18F8X8X Devices Only):

- · Address capability of up to 2 Mbytes
- 16-bit interface

Peripheral Features:

- High current sink/source 25 mA/25 mA
- Four external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter
- Timer1 module: 16-bit timer/counter
- Timer2 module: 8-bit timer/counter
- Timer3 module: 16-bit timer/counter
- Secondary oscillator clock option Timer1/Timer3
- One Capture/Compare/PWM (CCP) module:
- Capture is 16-bit, max. resolution 6.25 ns (Tcy/16)
- Compare is 16-bit, max. resolution 100 ns (TCY)
- PWM output: PWM resolution is 1 to 10-bit
- Enhanced Capture/Compare/PWM (ECCP) module:
 - Same Capture/Compare features as CCP
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown on external event
 - Auto-restart
- Master Synchronous Serial Port (MSSP) module with two modes of operation:
 - 3-wire SPI[™] (supports all 4 SPI modes)
 - I²C[™] Master and Slave mode
- Enhanced Addressable USART module:
 - Supports RS-232, RS-485 and LIN 1.2
 - Programmable wake-up on Start bit
 - Auto-baud detect
- Parallel Slave Port (PSP) module

Analog Features:

- Up to 16-channel, 10-bit Analog-to-Digital Converter module (A/D) with:
 - Fast sampling rate
 - Programmable acquisition time
 - Conversion available during Sleep
- Programmable 16-level Low-Voltage Detection
 (LVD) module:
 - Supports interrupt on Low-Voltage Detection
- Programmable Brown-out Reset (BOR)
- Dual analog comparators:
 - Programmable input/output configuration

ECAN Module Features:

- · Message bit rates up to 1 Mbps
- Conforms to CAN 2.0B ACTIVE Specification
- Fully backward compatible with PIC18XXX8 CAN modules
- Three modes of operation:
- Legacy, Enhanced Legacy, FIFO
- · Three dedicated transmit buffers with prioritization
- Two dedicated receive buffers
- Six programmable receive/transmit buffers
- Three full 29-bit acceptance masks
- 16 full 29-bit acceptance filters with dynamic association
- DeviceNet[™] data byte filter support
- · Automatic remote frame handling
- · Advanced Error Management features

Special Microcontroller Features:


- 100,000 erase/write cycle Enhanced Flash program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- 1-second programming time
- Flash/Data EEPROM Retention: > 40 years
- Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own On-Chip RC Oscillator
- Programmable code protection
- · Power saving Sleep mode
- Selectable oscillator options including:
 - Software enabled 4x Phase Lock Loop (of primary oscillator)
 - Secondary Oscillator (32 kHz) clock input
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- MPLAB[®] In-Circuit Debug (ICD) via two pins

CMOS Technology:


- Low-power, high-speed Flash technology
- Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Industrial and Extended temperature ranges

	Prog	ram Memory	Data	Memory		10-bit	CCP/	MSSP		ECAN/	Timers	
Device	Bytes	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	A/D (ch)	ECCP (PWM)	SPI	Master I ² C	AUSART	8-bit/16-bit	EMA
PIC18F6585	48K	24576	3328	1024	53	12	1/1	Y	Y	Y/Y	2/3	Ν
PIC18F6680	64K	32768	3328	1024	53	12	1/1	Υ	Y	Y/Y	2/3	Ν
PIC18F8585	48K	24576	3328	1024	69	16	1/1	Y	Y	Y/Y	2/3	Y
PIC18F8680	64K	32768	3328	1024	69	16	1/1	Υ	Y	Y/Y	2/3	Y

Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	9
2.0	Oscillator Configurations	
3.0	Reset	33
4.0	Memory Organization	51
5.0	Flash Program Memory	83
6.0	External Memory Interface	
7.0	Data EEPROM Memory	101
8.0	8 x 8 Hardware Multiplier	107
9.0	Interrupts	109
10.0	I/O Ports	125
11.0	Timer0 Module	155
12.0	Timer1 Module	159
13.0	Timer2 Module	162
14.0	Timer3 Module	164
15.0	Capture/Compare/PWM (CCP) Modules	167
16.0	Enhanced Capture/Compare/PWM (ECCP) Module	175
17.0	Master Synchronous Serial Port (MSSP) Module	189
18.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART)	229
	10-bit Analog-to-Digital Converter (A/D) Module	
20.0	Comparator Module	259
21.0	Comparator Voltage Reference Module	265
22.0	Low-Voltage Detect	269
23.0	ECAN Module	275
24.0	Special Features of the CPU	345
25.0	Instruction Set Summary	365
26.0	Development Support	
27.0	Electrical Characteristics	413
	DC and AC Characteristics Graphs and Tables	
29.0	Packaging Information	465
Appe	ndix A: Revision History	469
Appe	ndix B: Device Differences	469
Appe	ndix C: Conversion Considerations	470
Appe	ndix D: Migration from Mid-Range to Enhanced Devices	470
	ndix E: Migration from High-End to Enhanced Devices	
Index	٢	473
On-L	ine Support	487
Syste	ems Information and Upgrade Hot Line	487
Read	ler Response	488
PIC1	8F6585/8585/6680/8680 Product Identification System	489

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our Web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F6585 PIC18F8585
- PIC18F6680 PIC18F8680

PIC18F6X8X devices are available in 64-pin TQFP and 68-pin PLCC packages. PIC18F8X8X devices are available in the 80-pin TQFP package. They are differentiated from each other in four ways:

- Flash program memory (48 Kbytes for PIC18FX585 devices, 64 Kbytes for PIC18FX680)
- 2. A/D channels (12 for PIC18F6X8X devices, 16 for PIC18F8X8X)
- 3. I/O ports (7 on PIC18F6X8X devices, 9 on PIC18F8X8X)
- 4. External program memory interface (present only on PIC18F8X8X devices)


All other features for devices in the PIC18F6585/8585/6680/8680 family are identical. These are summarized in Table 1-1.

Block diagrams of the PIC18F6X8X and PIC18F8X8X devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2.


Features	PIC18F6585	PIC18F6680	PIC18F8585	PIC18F8680
Operating Frequency	DC – 40 MHz	DC – 40 MHz	DC – 40 MHz DC – 25 MHz w/EMA	DC – 40 MHz DC – 25 MHz w/EMA
Program Memory (Bytes)	48K	64K	48K (2 MB EMA)	64K (2 MB EMA)
Program Memory (Instructions)	24576	32768	24576	32768
Data Memory (Bytes)	3328	3328	3328	3328
Data EEPROM Memory (Bytes)	1024	1024	1024	1024
External Memory Interface	No	No	Yes	Yes
Interrupt Sources	29	29	29	29
I/O Ports	Ports A-G	Ports A-G	Ports A-H, J	Ports A-H, J
Timers	4	4	4	4
Capture/Compare/PWM Module	1	1	1	1
Enhanced Capture/Compare/PWM Module	1	1	1	1
Serial Communications	MSSP, Enhanced AUSART, ECAN	MSSP, Enhanced AUSART, ECAN	MSSP, Enhanced AUSART, ECAN	MSSP, Enhanced AUSART, ECAN
Parallel Communications	PSP	PSP	PSP ⁽¹⁾	PSP ⁽¹⁾
10-bit Analog-to-Digital Module	12 input channels	12 input channels	16 input channels	16 input channels
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)			
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions
Package	64-pin TQFP, 68-pin PLCC	64-pin TQFP, 68-pin PLCC	80-pin TQFP	80-pin TQFP

TABLE 1-1: PIC18F6585/8585/6680/8680 DEVICE FEATURES

Note 1: PSP is only available in Microcontroller mode.







	Pin Number						
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description	
	TQFP	PLCC	TQFP	- 71	-76-		
RG5/MCLR/Vpp	7	16	9			Master Clear (input) or programming	
RG5					ST	voltage (input). General purpose input pin.	
MCLR				i	ST	Master Clear (Reset) input. This pin is	
Vpp				Р		an active-low Reset to the device. Programming voltage input.	
OSC1/CLKI OSC1	39	50	49	I	CMOS/ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured	
CLKI				I	CMOS	in RC mode; otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).	
OSC2/CLKO/RA6 OSC2	40	51	50	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in	
CLKO				0	_	Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
RA6				I/O	TTL	General purpose I/O pin.	
Legend: TTL = TTL o ST = Schm I = Input P = Powe	nitt Trigg	•	with CMOS le	Analog = O =	 CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD) 		

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

- 5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.
- 6: PSP is available in Microcontroller mode only.

		Pin Nu	mber			
Pin Name	PIC18F6X8X		PIC18F8X8X	Pin Type	Buffer Type	Description
	TQFP	PLCC	TQFP	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
						PORTA is a bidirectional I/O port.
RA0/AN0	24	34	30			
RA0				I/O	TTL	Digital I/O.
AN0				I	Analog	Analog input 0.
RA1/AN1	23	33	29			
RA1				I/O	TTL	Digital I/O.
AN1				I	Analog	Analog input 1.
RA2/AN2/VREF-	22	32	28			
RA2				I/O	TTL	Digital I/O.
AN2				I	Analog	Analog input 2.
VREF-				I	Analog	A/D reference voltage (Low) input.
RA3/AN3/VREF+	21	31	27			
RA3				I/O	TTL	Digital I/O.
AN3				I	Analog	Analog input 3.
VREF+				I	Analog	A/D reference voltage (High) input.
RA4/T0CKI	28	39	34			
RA4				I/O	ST/OD	Digital I/O – Open-drain when
						configured as output.
TOCKI				I	ST	Timer0 external clock input.
RA5/AN4/LVDIN	27	38	33			
RA5				I/O	TTL	Digital I/O.
AN4				I	Analog	Analog input 4.
LVDIN				I	Analog	Low-voltage detect input.
RA6						See the OSC2/CLKO/RA6 pin.
	TL compatil					= CMOS compatible input or output
		er input	with CMOS le	vels	•	 Analog input
I = In						= Output
P = P	ower				OD	 Open-Drain (no P diode to VDD)

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.
 2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

		Pin Nu	mber	·		
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description
	TQFP	PLCC	TQFP	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
						PORTB is a bidirectional I/O port. PORTE can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0 RB0 INT0	48	60	58	I/O I	TTL ST	Digital I/O. External interrupt 0.
RB1/INT1 RB1 INT1	47	59	57	I/O I	TTL ST	Digital I/O. External interrupt 1.
RB2/INT2	46	58	56			
RB2 INT2				I/O I	TTL ST	Digital I/O. External interrupt 2.
RB3/INT3/CCP2 RB3 INT3 CCP2 ⁽¹⁾	45	57	55	I/O I/O I/O	TTL ST ST	Digital I/O. External interrupt 3. Capture 2 input/Compare 2 output/ PWM 2 output.
RB4/KBI0 RB4 KBI0	44	56	54	I/O I	TTL ST	Digital I/O. Interrupt-on-change pin.
RB5/KBI1/PGM RB5 KBI1 PGM	43	55	53	I/O I I/O	TTL ST ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP Programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	42	54	52	I/O I I/O	TTL ST ST	Digital I/O. Interrupt-on-change pin. In-circuit debugger and ICSP programming clock.
RB7/KBI3/PGD RB7 KBI3 PGD	37	48	47	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. In-circuit debugger and ICSP programming data.
	out		with CMOS le	vels	Analog O	 CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD)

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

		Pin Nu	mber			
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description
	TQFP	PLCC	TQFP	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
						PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI	30	41	36			
RC0				I/O	ST	Digital I/O.
T1OSO				0	—	Timer1 oscillator output.
T13CKI				I	ST	Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2	29	40	35			
RC1				I/O	ST	Digital I/O.
T1OSI CCP2 ^(1, 4)					CMOS ST	Timer1 oscillator input.
66P2(*,*)				I/O	51	CCP2 Capture input/Compare output PWM 2 output.
RC2/CCP1/P1A	33	44	43			
RC2/CCP I/P IA RC2	- 33	44	43	I/O	ST	Digital I/O.
CCP1				I/O	ST	CCP1 Capture input/Compare output
P1A				I/O	ST	CCP1 PWM output A.
RC3/SCK/SCL	34	45	44			
RC3		_		I/O	ST	Digital I/O.
SCK				I/O	ST	Synchronous serial clock input/outpu
						for SPI mode.
SCL				I/O	ST	Synchronous serial clock input/outpu
						for I ² C mode.
RC4/SDI/SDA	35	46	45		0T	
RC4				I/O	ST ST	Digital I/O.
SDI SDA				I/O	ST	SPI data in. I ² C data I/O.
	20	47	40	1/0	51	
RC5/SDO RC5	36	47	46	I/O	ST	Digital I/O.
SDO				0	_	SPI data out.
RC6/TX/CK	31	42	37	Ŭ		
RC6	51	42	57	I/O	ST	Digital I/O.
TX				0	_	USART asynchronous transmit.
CK				I/O	ST	USART synchronous clock
						(see RX/DT).
RC7/RX/DT	32	43	38			
RC7				I/O	ST	Digital I/O.
RX				I	ST	USART 1 asynchronous receive.
DT				I/O	ST	USART 1 synchronous data (see TX/CK).
Legend: TTL = TT	_ compatil	l Je innut			CMOS	= CMOS compatible input or output
			with CMOS le	vels	Analog	= Analog input
I = Inp					O	= Output
P = Po'					OD	= Open-Drain (no P diode to VDD)
Note 1: Alternate ass	ignment fo	or CCP2	in all operating	g modes	s except Mi	crocontroller – applies to PIC18F8X8X only

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

		Pin Nu	mber		5.4		
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description	
	TQFP	PLCC	TQFP	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
						PORTD is a bidirectional I/O port. These pins have TTL input buffers when externa memory is enabled.	
RD0/PSP0/AD0	58	3	72				
RD0 PSP0 ⁽⁶⁾	50	0	12	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
AD0 ⁽³⁾				I/O	TTL	External memory address/data 0.	
RD1/PSP1/AD1 RD1	55	67	69	I/O	ST	Digital I/O.	
PSP1 ⁽⁶⁾ AD1 ⁽³⁾				I/O		Parallel Slave Port data.	
				I/O	TTL	External memory address/data 1.	
RD2/PSP2/AD2	54	66	68	1/0	ст		
RD2 PSP2 ⁽⁶⁾				I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
AD2 ⁽³⁾				1/O	TTL	External memory address/data 2.	
RD3/PSP3/AD3	53	65	67	1/0			
RD3	55	05	07	I/O	ST	Digital I/O.	
PSP3 ⁽⁶⁾				I/O	TTL	Parallel Slave Port data.	
AD3 ⁽³⁾				I/O	TTL	External memory address/data 3.	
RD4/PSP4/AD4	52	64	66				
RD4		_		I/O	ST	Digital I/O.	
PSP4 ⁽⁶⁾				I/O	TTL	Parallel Slave Port data.	
AD4 ⁽³⁾				I/O	TTL	External memory address/data 4.	
RD5/PSP5/AD5	51	63	65				
RD5				I/O	ST	Digital I/O.	
PSP5 ⁽⁶⁾				I/O	TTL	Parallel Slave Port data.	
AD5 ⁽³⁾				I/O	TTL	External memory address/data 5.	
RD6/PSP6/AD6	50	62	64				
RD6				I/O	ST	Digital I/O.	
PSP6 ⁽⁶⁾				I/O	TTL	Parallel Slave Port data.	
AD6 ⁽³⁾				I/O	TTL	External memory address/data 6.	
RD7/PSP7/AD7	49	61	63				
RD7				I/O	ST	Digital I/O.	
PSP7 ⁽⁶⁾ AD7 ⁽³⁾				I/O		Parallel Slave Port data.	
		I		I/O	TTL	External memory address/data 7.	
	compatik		with CMOS le	volo		= CMOS compatible input or output	
ST = Schı I = Inpu		erinput		= Analog input			
i = inpu	er					OutputOpen-Drain (no P diode to VDD)	

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.

- **2:** Default assignment when CCP2MX is set.
- 3: External memory interface functions are only available on PIC18F8X8X devices.
- 4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.
- 5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.
- 6: PSP is available in Microcontroller mode only.
- 7: On PIC18F8X8X devices, these pins can be multiplexed with RH7/RH6 by changing the ECCPMX configuration bit.

		Pin Nu	mber				
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description	
	TQFP	PLCC	TQFP	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
						PORTE is a bidirectional I/O port.	
RE0/RD/AD8	2	11	4				
RE0 RD ⁽⁶⁾				I/O I	ST TTL	Digital I/O. Read control for Parallel Slave Port	
KD ^C				1	116	(see WR and CS pins).	
AD8 ⁽³⁾				I/O	TTL	External memory address/data 8.	
RE1/WR/AD9	1	10	3				
RE1				I/O	ST	Digital I/O.	
WR(6)				Ι	TTL	Write control for Parallel Slave Port	
AD9 ⁽³⁾				I/O	TTL	(see \overline{CS} and \overline{RD} pins). External memory address/data 9.	
RE2/CS/AD10	64	9	78	1/0			
RE2	04	0	70	I/O	ST	Digital I/O.	
CS ⁽⁶⁾				Ι	TTL	Chip select control for Parallel Slave	
(S)						Port (see RD and WR).	
AD10 ⁽³⁾				I/O	TTL	External memory address/data 10.	
RE3/AD11 RE3	63	8	77	I/O	ST	Digital I/O.	
AD11 ⁽³⁾				1/O	TTL	External memory address/data 11.	
RE4/AD12	62	7	76			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
RE4				I/O	ST	Digital I/O.	
AD12 ⁽³⁾				I/O	TTL	External memory address/data 12.	
RE5/AD13/P1C	61	6	75				
RE5 AD13 ⁽³⁾				1/0 1/0	ST TTL	Digital I/O. External memory address/data 13.	
P1C ⁽⁷⁾				1/O	ST	ECCP1 PWM output C.	
RE6/AD14/P1B	60	5	74	-		1	
RE6		-		I/O	ST	Digital I/O.	
AD14 ⁽³⁾				I/O	TTL	External memory address/data 14.	
P1B ⁽⁷⁾	50			I/O	ST	ECCP1 PWM output B.	
RE7/CCP2/AD15 RE7	59	4	73	I/O	ST	Digital I/O.	
CCP2 ^(1,4)				1/O	ST	Capture 2 input/Compare 2 output/	
						PWM 2 output.	
AD15 ⁽³⁾				I/O	TTL	External memory address/data 15.	
	compatik					= CMOS compatible input or output	
ST = Schn I = Input		er input	with CMOS le	veis	•	= Analog input = Output	
P = Powe					O = Output OD = Open-Drain (no P diode to VDD)		
						. , , , , , , , , , , , , , , , , , , ,	

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller - applies to PIC18F8X8X only.

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

		Pin Nu	mber			
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description
	TQFP	PLCC	TQFP	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
						PORTF is a bidirectional I/O port.
RF0/AN5	18	28	24			
RF0				I/O	ST	Digital I/O.
AN5				I	Analog	Analog input 5.
RF1/AN6/C2OUT	17	27	23		oT	
RF1				I/O	ST	Digital I/O.
AN6 C2OUT				 0	Analog ST	Analog input 6. Comparator 2 output.
	10	200	10	U	51	
RF2/AN7/C1OUT RF2	16	26	18	I/O	ST	Digital I/O.
AN7				"C	Analog	Analog input 7.
C1OUT				Ō	ST	Comparator 1 output.
RF3/AN8/C2IN+	15	25	17			
RF1	10	20		I/O	ST	Digital I/O.
AN8				I	Analog	Analog input 8.
C2IN+				I	Analog	Comparator 2 input (+).
RF4/AN9/C2IN-	14	24	16			
RF1				I/O	ST	Digital I/O.
AN9				I	Analog	Analog input 9.
C2IN-				Ι	Analog	Comparator 2 input (-).
RF5/AN10/C1IN+/CVREF	13	23	15			
RF1 AN10				I/O	ST	Digital I/O.
C1IN+				1/0	Analog	Analog input 10.
CVREF				i	Analog	Comparator 1 input (+).
				Ó	Analog	Comparator VREF output.
RF6/AN11/C1IN-	12	22	14			
RF6				I/O	ST	Digital I/O.
AN11				I	Analog	Analog input 11.
C1IN-				I	Analog	Comparator 1 input (-)
RF7/SS	11	21	13			
RF7				I/O	ST	Digital I/O.
SS				Ι	TTL	SPI slave select input.
	compatik					= CMOS compatible input or output
		er input	with CMOS le	veis		= Analog input
I = Input P = Powe						 Output Open-Drain (no P diode to VDD)
1 - 1000			in all operating	moder		crocontroller – applies to PIC18F8X8X only

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.
 2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

Pin Name			Pin Nu	mber	Pin			
		PIC18F6X8X		PIC18F8X8X	Pin Type	Buffer Type	Description	
		TQFP	PLCC	TQFP	-71	- 71		
							PORTG is a bidirectional I/O port.	
RG0/CANTX1		3	12	5				
RG0					I/O	ST	Digital I/O.	
CANTX1					0	TTL	CAN bus transmit 1.	
RG1/CANTX2	2	4	13	6				
RG1					I/O	ST	Digital I/O.	
CANTX2					0	TTL	CAN bus transmit 2.	
RG2/CANRX		5	14	7				
RG2					I/O	ST	Digital I/O.	
CANRX					I	TTL	CAN bus receive.	
RG3		6	15	8				
RG3					I/O	ST	Digital I/O.	
RG4/P1D		8	17	10				
RG4					I/O	ST	Digital I/O.	
P1D					0	TTL	ECCP1 PWM output D.	
RG5		7	16	9	I	ST	General purpose input pin.	
Legend: TT		compatik				CMOS	 CMOS compatible input or output 	
ST			er input	with CMOS le	vels	Analog	= Analog input	
l	= Input					0	= Output	
Р	= Powe	er				OD	 Open-Drain (no P diode to VDD) 	

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

		Pin Nu	mber			
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description
	TQFP	PLCC	TQFP	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
						PORTH is a bidirectional I/O port ⁽⁵⁾ .
RH0/A16 RH0 A16	—	_	79	I/O O	ST TTL	Digital I/O. External memory address 16.
RH1/A17 RH1 A17	_	_	80	I/O O	ST TTL	Digital I/O. External memory address 17.
RH2/A18 RH2 A18	_	_	1	I/O O	ST TTL	Digital I/O. External memory address 18.
RH3/A19 RH3 A19	—	_	2	I/O O	ST TTL	Digital I/O. External memory address 19.
RH4/AN12 RH4 AN12	—	_	22	I/O I	ST Analog	Digital I/O. Analog input 12.
RH5/AN13 RH5 AN13	-	_	21	I/O I	ST Analog	Digital I/O. Analog input 13.
RH6/AN14/P1C RH6 AN14 P1C ⁽⁷⁾	-	_	20	I/O I I/O	ST Analog ST	Digital I/O. Analog input 14. Alternate CCP1 PWM output C.
RH7/AN15/P1B RH7 AN15 P1B ⁽⁷⁾	-	_	19	I/O I	ST Analog	Digital I/O. Analog input 15. Alternate CCP1 PWM output B.
	ut		with CMOS le	vels	Analog O	 CMOS compatible input or output Analog input Output Open-Drain (no P diode to VDD)

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

Pin Name		Pin Number						
		PIC18F6X8X		PIC18F8X8X	Pin Type	Buffer Type	Description	
		TQFP	PLCC	TQFP	1960	iype		
							PORTJ is a bidirectional I/O port ⁽⁵⁾ .	
RJ0/ALE		—	—	62				
RJ0					I/O	ST	Digital I/O.	
ALE					0	TTL	External memory address latch enable.	
RJ1/OE		_	_	61			enable.	
RJ1				01	I/O	ST	Digital I/O.	
OE					0	TTL	External memory output enable.	
RJ2/WRL			—	60				
RJ2					I/O	ST	Digital I/O.	
WRL				50	0	TTL	External memory write low control.	
RJ3/WRH RJ3				59	I/O	ST	Digital I/O.	
WRH					0	TTL	External memory write high control.	
RJ4/BA0			_	39				
RJ4					I/O	ST	Digital I/O.	
BA0					0	TTL	System bus byte address 0 control.	
RJ5/CE CE		—	_	40	I/O	ST TTL	Digital I/O	
RJ6/LB				40	0	116	External memory chip enable.	
RJ6/LB RJ6			_	42	I/O	ST	Digital I/O.	
LB					0	TTL	External memory low byte select.	
RJ7/UB			_	41				
RJ7					I/O	ST	Digital I/O.	
UB					0	TTL	External memory high byte select.	
Vss		9, 25, 41, 56	19, 36, 53, 68	11, 31, 51, 70	Р	—	Ground reference for logic and I/O pins.	
Vdd		10,26,	2, 20,	12, 32,	Р	_	Positive supply for logic and I/O pins.	
		38, 57	37, 49	48, 71				
AVss		20	30	26	Р		Ground reference for analog modules.	
AVdd		19	29	25	Р		Positive supply for analog modules.	
NC			1, 18, 35, 52	—	—	—	No connect.	
Legend: T	TL = TTL C	compatib		1		CMOS	 CMOS compatible input or output 	
-	ST = Schr	nitt Trigg		with CMOS le	vels	Analog	 Analog input 	
I	= Input						= Output	
F Noto 1: A			r 0000	in all operation	moder		 Open-Drain (no P diode to VDD) crocontroller – applies to PIC18F8X8X only 	

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F6585/8585/6680/8680 devices can be operated in eleven different oscillator modes. The user can program four configuration bits (FOSC3, FOSC2, FOSC1 and FOSC0) to select one of these eleven modes:

- LP Low-Power Crystal 1. XT 2. Crystal/Resonator HS 3. High-Speed Crystal/Resonator RC 4. External Resistor/Capacitor 5. EC External Clock ECIO External Clock with I/O 6. pin enabled HS+PLL High-Speed Crystal/Resonator 7. with PLL enabled External Resistor/Capacitor with 8. RCIO I/O pin enabled ECIO+SPLL External Clock with software 9. controlled PLL 10. ECIO+PLL External Clock with PLL and I/O pin enabled
- 11. HS+SPLL High-Speed Crystal/Resonator with software control

2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS, HS+PLL or HS+SPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The PIC18F6585/8585/6680/8680 oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-			
	quency out of the crystal manufacturers			
	specifications.			

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP CONFIGURATION)




TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Ranges Tested:					
Mode	Freq	C1	C2		
XT	455 kHz	68-100 pF	68-100 pF		
	2.0 MHz	15-68 pF	15-68 pF		
	4.0 MHz	15-68 pF	15-68 pF		
HS	8.0 MHz	10-68 pF	10-68 pF		
	16.0 MHz	10-22 pF	10-22 pF		

These values are for design guidance only. See notes following this table.

Resonators Used:						
2.0 MHz Murata Erie CSA2.00MG ± 0.5%						
4.0 MHz Murata Erie CSA4.00MG ± 0.5%						
8.0 MHz Murata Erie CSA8.00MT ± 0.5%						
16.0 MHz Murata Erie CSA16.00MX ± 0.5%						
All resonators used did not have built-in capacitors.						

Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.

- 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use high gain HS mode, try a lower frequency resonator, or switch to a crystal oscillator.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components, or verify oscillator performance.

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR


Ranges Tested:					
Mode	Freq	C1	C2		
LP	32.0 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	47-68 pF	47-68 pF		
	1.0 MHz 15 pF		15 pF		
	4.0 MHz	15 pF	15 pF		
HS	4.0 MHz	15 pF	15 pF		
8.0 MHz 15-33 pF 15-33 pF					
	20.0 MHz 15-33 pF 15-33 pF				
25.0 MHz TBD TBD					
These values are for design guidance only. See notes following this table.					

Crystals Used					
32.0 kHz	Epson C-001R32.768K-A	± 20 PPM			
200 kHz	STD XTL 200.000KHz	± 20 PPM			
1.0 MHz	ECS ECS-10-13-1	± 50 PPM			
4.0 MHz	ECS ECS-40-20-1	± 50 PPM			
8.0 MHz	Epson CA-301 8.000M-C	± 30 PPM			
20.0 MHz	Epson CA-301 20.000M-C	± 30 PPM			

- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: Rs (see Figure 2-1) may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specifications.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components, or verify oscillator performance.

An external clock source may also be connected to the OSC1 pin in the HS, XT and LP modes, as shown in Figure 2-2.






2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit, due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.






The RCIO Oscillator mode functions like the RC mode except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

2.4 External Clock Input

The EC, ECIO, EC+PLL and EC+SPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is a maximum 1.5 μ s start-up required after a Power-on Reset, or wake-up from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-5: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)





FIGURE 2-6: PLL BLOCK DIAGRAM



2.5 Phase Locked Loop (PLL)

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high-frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for High-Speed Oscillator or External Clock mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1. There are two types of PLL modes: Software Controlled PLL and Configuration bits Controlled PLL. In Software Controlled PLL mode, PIC18F6585/8585/6680/8680 executes at regular clock frequency after all Reset conditions. During execution, application can enable PLL and switch to 4x clock frequency operation by setting the PLLEN bit in the OSCCON register. In Configuration bits Controlled PLL mode, PIC18F6585/8585/6680/8680 always executes with 4x clock frequency.

The type of PLL is selected by programming the FOSC<3:0> configuration bits in the CONFIG1H Configuration register. The oscillator mode is specified during device programming.


A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.

2.6 Oscillator Switching Feature

The PIC18F6585/8585/6680/8680 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low-frequency clock source. For the PIC18F6585/8585/6680/8680 devices, this alternate clock source is the Timer1 oscillator. If a low-frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a low-power

execution mode. Figure 2-7 shows a block diagram of the system clock sources. The clock switching feature is enabled by programming the Oscillator Switching Enable (OSCSEN) bit in configuration register, CONFIG1H, to a '0'. Clock switching is disabled in an erased device. See Section 12.0 "Timer1 Module" for further details of the Timer1 oscillator. See Section 24.0 "Special Features of the CPU" for configuration register details.





2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The System Clock Switch bits, SCS1:SCS0 (OSCCON<1:0>), control the clock switching. When the SCS0 bit is '0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in configuration register, CONFIG1H. When the SCS0 bit is set, the system clock source will come from the Timer1 oscillator. The SCS0 bit is cleared on all forms of Reset.

When FOSC bits are programmed for software PLL mode, the SCS1 bit can be used to select between primary oscillator/clock and PLL output. The SCS1 bit will only have an effect on the system clock if the PLL is enabled (PLLEN = 1) and locked (LOCK = 1), else it will be forced clear. When programmed with Configuration Controlled PLL mode, the SCS1 bit will be forced clear.

Note: The Timer1 oscillator must be enabled and operating to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS0 bit will be ignored (SCS0 bit forced cleared) and the main oscillator will continue to be the system clock source.

REGISTER 2-1: OSCCON REGISTER

	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	—	LOCK	PLLEN	SCS1	SCS0
_	bit 7							bit 0

- bit 7-4 Unimplemented: Read as '0'
- bit 3 LOCK: Phase Lock Loop Lock Status bit
 - 1 = Phase Lock Loop output is stable as system clock
 - 0 = Phase Lock Loop output is not stable and output cannot be used as system clock
- bit 2 PLLEN⁽¹⁾: Phase Lock Loop Enable bit
 - 1 = Enable Phase Lock Loop output as system clock
 - 0 = Disable Phase Lock Loop
- bit 1 SCS1: System Clock Switch bit 1

When PLLEN and LOCK bits are set:

- 1 = Use PLL output
- 0 = Use primary oscillator/clock input pin

When PLLEN or LOCK bit is cleared:

- Bit is forced clear.
- bit 0 SCS0⁽²⁾: System Clock Switch bit 0

<u>When \overline{OSCSEN} configuration bit = 0 and T1OSCEN bit = 1:</u>

- 1 = Switch to Timer1 oscillator/clock pin
- 0 = Use primary oscillator/clock input pin

When OSCSEN and T1OSCEN are in other states:

Bit is forced clear.

- **Note 1:** PLLEN bit is ignored when configured for ECIO+PLL and HS+PLL. This bit is used in ECIO+SPLL and HS+SPLL modes only.
 - **2:** The setting of SCS0 = 1 supersedes SCS1 = 1.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


2.6.2 OSCILLATOR TRANSITIONS

PIC18F6585/8585/6680/8680 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.


A timing diagram, indicating the transition from the main oscillator to the Timer1 oscillator, is shown in Figure 2-8. The Timer1 oscillator is assumed to be running all the time. After the SCS0 bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles. The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place.

If the main oscillator is configured for an external crystal (HS, XT, LP), then the transition will take place after an oscillator start-up time (TOST) has occurred. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes, is shown in Figure 2-9.









If the main oscillator is configured for HS mode with PLL active, an oscillator start-up time (TOST) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode, is shown in Figure 2-10.

If the main oscillator is configured for EC mode with PLL active, only the PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for EC with PLL active, is shown in Figure 2-11.







FIGURE 2-11: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (EC WITH PLL ACTIVE, SCS1 = 1)



If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes, is shown in Figure 2-12.




FIGURE 2-12: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (RC, EC)

2.7 Effects of Sleep Mode on the On-Chip Oscillator

When the device executes a SLEEP instruction, the onchip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, Sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The user can wake from Sleep through external Reset, Watchdog Timer Reset, or through an interrupt.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode OSC1 Pin		OSC2 Pin	
RC	Floating, external resistor should pull high	At logic low	
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6	
ECIO	Floating	Configured as PORTA, bit 6	
EC Floating		At logic low	
LP, XT, and HS Feedback inverter disabled at quiescent voltage level		Feedback inverter disabled at quiescent voltage level	

Note: See Table 3-1 in Section 3.0 "Reset", for time-outs due to Sleep and MCLR Reset.

2.8 Power-up Delays

Power-up delays are controlled by two timers so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply and clock are stable. For additional information on Reset operation, see **Section 3.0 "Reset"**.

The first timer is the Power-up Timer (PWRT) which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. With the PLL enabled (HS+PLL and EC+PLL Oscillator mode), the time-out sequence following a Power-on Reset is different from other oscillator modes. The time-out sequence is as follows: First, the PWRT timeout is invoked after a POR time delay has expired. Then, the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2 ms (nominal) time-out to allow the PLL ample time to lock to the incoming clock frequency. NOTES:

3.0 RESET

The PIC18F6585/8585/6680/8680 devices differentiate between various kinds of Reset:


- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" on Power-on Reset, MCLR, WDT Reset, Brownout Reset, MCLR Reset during Sleep and by the RESET instruction. Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the Reset. See Table 3-3 for a full description of the Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The Enhanced MCU devices have a MCLR noise filter in the MCLR Reset path. The filter will detect and ignore small pulses. The MCLR pin is not driven low by any internal Resets, including the WDT.






3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, tie the \overline{MCLR} pin through a 1 k Ω to 10 k Ω resistor to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



ing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

3.2 **Power-up Timer (PWRT)**

The Power-up Timer provides a fixed nominal time-out (parameter #33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in Reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter #33 for details.

3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset, or wake-up from Sleep.

3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out (OST).

3.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation will reset the chip. A Reset may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. If the Power-up Timer is enabled, it will be invoked after VDD rises above BVDD; it then will keep the chip in Reset for an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, the time-outs will expire if MCLR is kept low long enough. Bringing MCLR high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18FXX8X device operating in parallel.

Table 3-2 shows the Reset conditions for some Special Function Registers while Table 3-3 shows the Reset conditions for all of the registers.

TABLE 3-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-up ⁽²	2)	_	Wake-up from	
Configuration	PWRTE = 0	PWRTE = 1	Brown-out	Sleep or Oscillator Switch	
HS with PLL enabled ⁽¹⁾	72 ms + 1024 Tosc + 2ms	1024 Tosc + 2 ms	1024 Tosc + 2 ms	1024 Tosc + 2 ms	
EC with PLL enabled ⁽¹⁾	72 ms + 2ms	1.5 μs + 2 ms	2 ms	1.5 μs + 2 ms	
HS, XT, LP	72 ms + 1024 Tosc	1024 Tosc	1024 Tosc	1024 Tosc	
EC	72 ms	1.5 μs	1.5 μs	1.5 μs ⁽³⁾	
External RC	72 ms	1.5 μs	1.5 μs	1.5 μs	

Note 1: 2 ms is the nominal time required for the 4x PLL to lock.

2: 72 ms is the nominal power-up timer delay if implemented.

3: 1.5 µs is the recovery time from Sleep. There is no recovery time from oscillator switch.

REGISTER 3-1:	RCON REGISTER BITS AND POSITIONS
---------------	----------------------------------

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

Note: Refer to Section 4.14 "RCON Register" for bit definitions.

TABLE 3-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	01 1100	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	0u uuuu	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	00 uuuu	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	0u uull	u	u	u	u	u	u	1
Stack Underflow Reset during normal operation	0000h	0u uull	u	u	u	u	u	1	u
MCLR Reset during Sleep	0000h	0u 10uu	u	1	0	u	u	u	u
WDT Reset	0000h	0u 01uu	1	0	1	u	u	u	u
WDT Wake-up	PC + 2	uu 00uu	u	0	0	u	u	u	u
Brown-out Reset	0000h	01 11u0	1	1	1	1	0	u	u
Interrupt wake-up from Sleep	PC + 2 ⁽¹⁾	uu 00uu	u	1	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (000008h or 000018h).

TABLE 3-3:			Power-on Reset,	MCLR Resets WDT Reset	Wake-up via WDT	
Register	Applicabl	e Devices	Brown-out Reset	RESET Instruction Stack Resets	or Interrupt	
TOSU	PIC18F6X8X	PIC18F8X8X	0 0000	0 0000	0 uuuu (3)	
TOSH	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu (3)	
TOSL	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu (3)	
STKPTR	PIC18F6X8X	PIC18F8X8X	00-0 0000	uu-0 0000	uu-u uuuu (3)	
PCLATU	PIC18F6X8X	PIC18F8X8X	0 0000	0 0000	u uuuu	
PCLATH	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PCL	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	PIC18F6X8X	PIC18F8X8X	00 0000	00 0000	uu uuuu	
TBLPTRH	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
TABLAT	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PRODH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PRODL	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INTCON	PIC18F6X8X	PIC18F8X8X	0000 000x	0000 000x	uuuu uuuu (1)	
INTCON2	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	սսսս սսսս (1)	
INTCON3	PIC18F6X8X	PIC18F8X8X	1100 0000	1100 0000	uuuu uuuu (1)	
INDF0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTINC0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTDEC0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PREINC0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PLUSW0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
FSR0H	PIC18F6X8X	PIC18F8X8X	xxxx	uuuu	uuuu	
FSR0L	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
WREG	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INDF1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTINC1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTDEC1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PREINC1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PLUSW1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

 $\label{eq:logend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.}$

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for Reset value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.

7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

Register	Applicabl	e Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
FSR1H	PIC18F6X8X	PIC18F8X8X	xxxx	uuuu	uuuu	
FSR1L	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
BSR	PIC18F6X8X	PIC18F8X8X	0000	0000	uuuu	
INDF2	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTINC2	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTDEC2	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PREINC2	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PLUSW2	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
FSR2H	PIC18F6X8X	PIC18F8X8X	xxxx	uuuu	uuuu	
FSR2L	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
STATUS	PIC18F6X8X	PIC18F8X8X	x xxxx	u uuuu	u uuuu	
TMR0H	PIC18F6X8X	PIC18F8X8X	0000 0000	uuuu uuuu	uuuu uuuu	
TMR0L	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TOCON	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
OSCCON	PIC18F6X8X	PIC18F8X8X	0000	0000	uuuu	
LVDCON	PIC18F6X8X	PIC18F8X8X	00 0101	00 0101	uu uuuu	
WDTCON	PIC18F6X8X	PIC18F8X8X	0	0	u	
RCON ⁽⁴⁾	PIC18F6X8X	PIC18F8X8X	0q 11qq	0q qquu	uu qquu	
TMR1H	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1L	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T1CON	PIC18F6X8X	PIC18F8X8X	0-00 0000	u-uu uuuu	u-uu uuuu	
TMR2	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս	
PR2	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	1111 1111	
T2CON	PIC18F6X8X	PIC18F8X8X	-000 0000	-000 0000	-uuu uuuu	
SSPBUF	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
SSPADD	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
SSPSTAT	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
SSPCON1	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
SSPCON2	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)	

 $\label{eq:logend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.}$

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 3-2 for Reset value for specific condition.
 - 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
 - 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
 - 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)						
Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	00 0000	00 0000	uu uuuu			
PIC18F6X8X	PIC18F8X8X	00 0000	00 0000	uu uuuu			
PIC18F6X8X	PIC18F8X8X	0-00 0000	0-00 0000	u-uu uuuu			
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	00 0000	00 0000	uu uuuu			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	0000 0000	uuuu uuuu	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	0000	0000	uuuu			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	0000 0010	0000 0010	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	0000 000x	0000 000x	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	00	00	uu			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս			
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu			
PIC18F6X8X	PIC18F8X8X	xx-0 x000	uu-0 u000	uu-0 u000			
PIC18F6X8X	PIC18F8X8X	00-0 x000	00-0 u000	uu-u uuuu			
	Applicable PIC18F6X8X PI	Applicable Devices PIC18F6X8X PIC18F8X8X PIC18F	Applicable Devices Power-on Reset, Brown-out Reset PIC18F6X8X PIC18F8X8X XXXX XXXX PIC18F6X8X PIC18F8X8X XXXX XXXX PIC18F6X8X PIC18F8X8X 00 0000 PIC18F6X8X PIC18F8X8X 00 0000 PIC18F6X8X PIC18F8X8X 00 0000 PIC18F6X8X PIC18F8X8X 00 0000 PIC18F6X8X PIC18F8X8X xxxx XXXX PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X xxxx XXXX PIC18F6X8X PIC18F8X8X xxxx XXXX PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X	Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets PIC18F6X8X PIC18F6X8X PIC18F6X8X uuuu uuuu PIC18F6X8X PIC18F8X8X xxxx xxxx uuuu uuuu PIC18F6X8X PIC18F8X8X xxxx xxxx uuuu uuuu PIC18F6X8X PIC18F8X8X xxxx xxxx uuuu uuuu PIC18F6X8X PIC18F8X8X 00 0000 00 0000 PIC18F6X8X PIC18F8X8X 00 0000 00 0000 PIC18F6X8X PIC18F8X8X 00 0000 00 0000 PIC18F6X8X PIC18F8X8X xxxx xxxx uuuu uuuu PIC18F6X8X PIC18F8X8X 0000 0000			

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

TADLE 3-3.				MCLR Resets	,	
Register	Applicabl	e Devices	Power-on Reset, Brown-out Reset	WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
IPR3	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIR3	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIE3	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
IPR2	PIC18F6X8X	PIC18F8X8X	-1-1 1111	-1-1 1111	-u-u uuuu	
PIR2	PIC18F6X8X	PIC18F8X8X	-0-0 0000	-0-0 0000	-u-u uuuu (1)	
PIE2	PIC18F6X8X	PIC18F8X8X	-0-0 0000	-0-0 0000	-u-u uuuu	
IPR1	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIR1	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾	
PIE1	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
MEMCON	PIC18F6X8X	PIC18F8X8X	0-0000	0-0000	u-uuuu	
TRISJ	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
TRISH	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
TRISG	PIC18F6X8X	PIC18F8X8X	1 1111	1 1111	u uuuu	
TRISF	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
TRISE	PIC18F6X8X	PIC18F8X8X	0000 -111	0000 -111	uuuu -uuu	
TRISD	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
TRISC	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
TRISB	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
TRISA ^(5,6)	PIC18F6X8X	PIC18F8X8X	-111 1111 (5)	-111 1111 (5)	-uuu uuuu (5)	
LATJ	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATG	PIC18F6X8X	PIC18F8X8X	x xxxx	u uuuu	u uuuu	
LATF	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATE	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATD	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATC	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATB	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
LATA ^(5,6)	PIC18F6X8X	PIC18F8X8X	-xxx xxxx(5)	-uuu uuuu (5)	-uuu uuuu (5)	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
PORTJ	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PORTH	PIC18F6X8X	PIC18F8X8X	0000 xxxx	0000 uuuu	uuuu uuuu	
PORTG	PIC18F6X8X	PIC18F8X8X	xx xxxx	uu uuuu	uu uuuu	
PORTF	PIC18F6X8X	PIC18F8X8X	x000 0000	u000 0000	u000 0000	
PORTE	PIC18F6X8X	PIC18F8X8X	000	000	uuu	
PORTD	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PORTC	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PORTB	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PORTA ^(5,6)	PIC18F6X8X	PIC18F8X8X	-x0x 0000 (5)	-u0u 0000 (5)	-uuu uuuu (5)	
SPBRGH	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
BAUDCON	PIC18F6X8X	PIC18F8X8X	-1-0 0-00	-1-0 0-00	-u-u u-uu	
ECCP1DEL	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
ECANCON	PIC18F6X8X	PIC18F8X8X	0001 0000	0001 0000	uuuu uuuu	
TXERRCNT	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
RXERRCNT	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
COMSTAT	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
CIOCON	PIC18F6X8X	PIC18F8X8X	0000	0000	uuuu	
BRGCON3	PIC18F6X8X	PIC18F8X8X	00000	00000	uuuuu	
BRGCON2	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
BRGCON1	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
CANCON	PIC18F6X8X	PIC18F8X8X	1000 000-	1000 000-	uuuu uuu-	
CANSTAT	PIC18F6X8X	PIC18F8X8X	100- 000-	100- 000-	uuu- uuu-	
RXB0D7	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0D6	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0D5	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0D4	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0D3	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0D2	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0D1	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXB0D0	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXB0DLC	PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
RXB0EIDL	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0EIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0SIDL	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu	
RXB0SIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB0CON	PIC18F6X8X	PIC18F8X8X	000- 0000	000- 0000	uuu- uuuu	
RXB1D7	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1D6	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1D5	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1D4	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1D3	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1D2	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1D1	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1D0	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1DLC	PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu	
RXB1EIDL	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1EIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1SIDL	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu	
RXB1SIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXB1CON	PIC18F6X8X	PIC18F8X8X	000- 0000	000- 0000	uuu- uuuu	
TXB0D7	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB0D6	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB0D5	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB0D4	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB0D3	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TXB0D2	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB0D1	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB0D0	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TXB0DLC	PIC18F6X8X	PIC18F8X8X	-x xxxx	-u uuuu	-u uuuu	
TXB0EIDL	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TXB0EIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu	
TXB0SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

 $\label{eq:logistical_logistical$

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)							
Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
TXB0SIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu			
TXB0CON	PIC18F6X8X	PIC18F8X8X	0000 0-00	0000 0-00	uuuu u-uu			
TXB1D7	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս			
TXB1D6	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TXB1D5	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TXB1D4	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս			
TXB1D3	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu			
TXB1D2	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TXB1D1	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս			
TXB1D0	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TXB1DLC	PIC18F6X8X	PIC18F8X8X	-x xxxx	-u uuuu	-u uuuu			
TXB1EIDL	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TXB1EIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TXB1SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- uu-u			
TXB1SIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu			
TXB1CON	PIC18F6X8X	PIC18F8X8X	0000 0-00	0000 0-00	uuuu u-uu			
TXB2D7	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	0uuu uuuu			
TXB2D6	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	0uuu uuuu			
TXB2D5	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	0uuu uuuu			
TXB2D4	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	0uuu uuuu			
TXB2D3	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	0uuu uuuu			
TXB2D2	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	0uuu uuuu			
TXB2D1	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	0uuu uuuu			
TXB2D0	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	0uuu uuuu			
TXB2DLC	PIC18F6X8X	PIC18F8X8X	-x xxxx	-u uuuu	-u uuuu			
TXB2EIDL	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TXB2EIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TXB2SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu			
TXB2SIDH	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu			
TXB2CON	PIC18F6X8X	PIC18F8X8X	0000 0-00	0000 0-00	uuuu u-uu			
RXM1EIDL	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu			
,				•	•			

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

TABLE 3-3:			HUNS FUR ALL RE		
Register Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
RXM1EIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXM1SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXM1SIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0EIDL	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0EIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXM0SIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF5EIDL	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF5EIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF5SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF5SIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF4EIDL	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF4EIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF4SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF4SIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF3EIDL	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF3EIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF3SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF3SIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF2EIDL	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF2EIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF2SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF2SIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF1EIDL	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF1EIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF1SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF1SIDH	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF0EIDL	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF0EIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF0SIDL	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF0SIDH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

TABLE 3-3:		INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)							
Register Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt					
B5D7 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5D6 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5D5 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5D4 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5D3 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5D2 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5D1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5D0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5DLC ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu				
B5EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B5SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu				
B5SIDH(7)	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu				
B5CON ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu				
B4D7 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4D6 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4D5 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4D4 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4D3 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4D2 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4D1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4D0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4DLC ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu				
B4EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu				
B4SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B4CON ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu				
B3D7 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B3D6 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B3D5 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

TADLE 3-3:	GISTERS (CONTINU				
Register	ster Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
B3D4 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D3 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D2 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3D0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3DLC ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu
B3EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B3SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu
B3SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
B3CON ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu
B2D7 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
B2D6 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D5 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D4 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
B2D3 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D2 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
B2D0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
B2DLC ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu
B2EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
B2EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
B2SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu
B2SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս
B2CON ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս
B1D7 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս
B1D6 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
B1D5 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
B1D4 ⁽⁷⁾	PIC18F6X8X		XXXX XXXX	uuuu uuuu	սսսս սսսս
B1D3 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս
B1D2 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for Reset value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.

7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	Applicable Devices		evices Power-on Reset, WDT Re Brown-out Reset RESET Instr Stack Res		Wake-up via WDT or Interrupt				
B1D1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B1D0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B1DLC ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu				
B1EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B1EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B1SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu				
B1SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B1CON ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu				
B0D7 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B0D6 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B0D5 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B0D4 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B0D3 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B0D2 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B0D1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B0D0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B0DLC ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu				
B0EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B0EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu				
B0SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx x-xx	uuuu u-uu	uuuu u-uu				
B0SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu				
B0CON ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu				
TXBIE ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0 00	u uu	u uu				
BIE0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս				
BSEL0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 00	0000 00	uuuu uu				
MSEL3 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu				
MSEL2 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu				
MSEL1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0101	0000 0101	սսսս սսսս				
MSEL0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0101 0000	0101 0000	uuuu uuuu				
SDFLC ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0 0000	0 0000	-u uuuu				
RXFCON1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս				

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

Register		e Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
RXFCON0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu
RXFBCON7 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu
RXFBCON6 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu
RXFBCON5 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu
RXFBCON4 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu
RXFBCON3 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu
RXFBCON2 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0001 0001	0001 0001	uuuu uuuu
RXFBCON1 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0001 0001	0001 0001	սսսս սսսս
RXFBCON0 ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	սսսս սսսս
RXF15EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF15EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս
RXF15SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF15SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF14EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF14EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF14SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF14SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	սսսս սսսս
RXF13EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF13EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF13SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF13SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF12EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF12EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF12SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF12SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF11EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXF11EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF11SIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	uuu- u-uu
RXF11SIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF10EIDL ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	-uuu uuuu
RXF10EIDH ⁽⁷⁾	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	-uuu uuuu

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

				/
Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	սսսս սսսս	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	սսսս սսսս	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	սսսս սսսս	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	xxx- x-xx	uuu- u-uu	-uuu uuuu
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	սսսս սսսս	-uuu uuuu
	Applicabl PIC18F6X8X PIC18F6X8X	Applicable Devices PIC18F6X8X PIC18F8X8X PIC18F6X8X PIC18F8X8X	Applicable DevicesPower-on Reset, Brown-out ResetPIC18F6X8XPIC18F8X8Xxxx- x-xxPIC18F6X8XPIC18F8X8Xxxxx xxxxPIC18F6X8XPIC18F8X8Xxxxx xxxx <td>Applicable DevicesPower-on Reset, Brown-out ResetWDT Reset RESET Instruction Stack ResetsPIC18F6X8XPIC18F8X8Xxxx- x-xxuuu- u-uuPIC18F6X8XPIC18F8X8Xxxxx xxxxuuuu uuuuPIC18F6X8XPIC18F8X8Xxxxx xxxxuuuu uuuPIC18F6X8XPIC18F8X8Xxxxx xxxxuuuu uuu</td>	Applicable DevicesPower-on Reset, Brown-out ResetWDT Reset RESET Instruction Stack ResetsPIC18F6X8XPIC18F8X8Xxxx- x-xxuuu- u-uuPIC18F6X8XPIC18F8X8Xxxxx xxxxuuuu uuuuPIC18F6X8XPIC18F8X8Xxxxx xxxxuuuu uuuPIC18F6X8XPIC18F8X8Xxxxx xxxxuuuu uuu

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.




FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1





FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2







FIGURE 3-7: TIME-OUT SEQUENCE ON POR W/ PLL ENABLED (MCLR TIED TO VDD VIA 1 k Ω RESISTOR)



4.0 MEMORY ORGANIZATION

There are three memory blocks in PIC18F6585/8585/6680/8680 devices. They are:

- Program Memory
- Data RAM
- Data EEPROM

Data and program memory use separate busses which allows for concurrent access of these blocks. Additional detailed information for Flash program memory and data EEPROM is provided in **Section 5.0 "Flash Program Memory"** and **Section 7.0 "Data EEPROM Memory"**, respectively.

In addition to on-chip Flash, the PIC18F8X8X devices are also capable of accessing external program memory through an external memory bus. Depending on the selected operating mode (discussed in **Section 4.1.1** "**PIC18F8X8X Program Memory Modes**"), the controllers may access either internal or external program memory exclusively, or both internal and external memory in selected blocks. Additional information on the external memory interface is provided in **Section 6.0** "External Memory Interface".

4.1 **Program Memory Organization**

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

The PIC18F6585 and PIC18F8585 each have 48 Kbytes of on-chip Flash memory, while the PIC18F6680 and PIC18F8680 have 64 Kbytes of Flash. This means that PIC18FX585 devices can store internally up to 24,576 single-word instructions and PIC18FX680 devices can store up to 32,768 single-word instructions.

The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

Figure 4-1 shows the program memory map for PIC18F6585/8585 devices while Figure 4-2 shows the program memory map for PIC18F6680/8680 devices.

4.1.1 PIC18F8X8X PROGRAM MEMORY MODES

PIC18F8X8X devices differ significantly from their PIC18 predecessors in their utilization of program memory. In addition to available on-chip Flash program memory, these controllers can also address up to 2 Mbytes of external program memory through the external memory interface. There are four distinct operating modes available to the controllers:

- Microprocessor (MP)
- Microprocessor with Boot Block (MPBB)
- Extended Microcontroller (EMC)
- Microcontroller (MC)

The Program Memory mode is determined by setting the two Least Significant bits of the CONFIG3L configuration byte, as shown in Register 4-1. (See also **Section 24.1 "Configuration Bits**" for additional details on the device configuration bits.)

The Program Memory modes operate as follows:

- The **Microprocessor Mode** permits access only to external program memory; the contents of the on-chip Flash memory are ignored. The 21-bit program counter permits access to a 2-MByte linear program memory space.
- The Microprocessor with Boot Block Mode accesses on-chip Flash memory from addresses 000000h to 0007FFh. Above this, external program memory is accessed all the way up to the 2-MByte limit. Program execution automatically switches between the two memories as required.
- The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the physical limit of the on-chip Flash (0BFFFh for the PIC18F8585, 0FFFFh for the PIC18F8680) causes a read of all '0's (a NOP instruction). The Microcontroller mode is the only operating mode available to PIC18F6X8X devices.
- The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip Flash memory; above this, the device accesses external program memory up to the 2-MByte program space limit. As with Boot Block mode, execution automatically switches between the two memories as required.

In all modes, the microcontroller has complete access to data RAM and EEPROM.

Figure 4-3 compares the memory maps of the different Program Memory modes. The differences between onchip and external memory access limitations are more fully explained in Table 4-1.

FIGURE 4-1: **INTERNAL PROGRAM** FIGURE 4-2: **INTERNAL PROGRAM MEMORY MAP AND** MEMORY MAP AND **STACK FOR** STACK FOR PIC18F6585/8585 PIC18F6680/8680 PC<20:0> PC<20:0> 21 21 CALL, RCALL, RETURN CALL, RCALL, RETURN RETFIE, RETLW RETFIE, RETLW Stack Level 1 Stack Level 1 : Stack Level 31 Stack Level 31 000000h Reset Vector 000000h Reset Vector High Priority Interrupt Vector 000008h High Priority Interrupt Vector 000008h 000018h Low Priority Interrupt Vector 000018h Low Priority Interrupt Vector On-Chip Flash Program Memory 00BFFFh 00C000h **On-Chip Flash** User Memory Space User Memory Space Program Memory 00FFFFh 010000h Read '0' Read '0' 1FFFFFh 1FFFFFh 200000h 200000h

TABLE 4-1:MEMORY ACCESS FOR PIC18F8X8X PROGRAM MEMORY MODES

	Inter	nal Program M	lemory	External Program Memory		
Operating Mode	Execution From	Table Read From	Table Write To	Execution From	Table Read From	Table Write To
Microprocessor	No Access	No Access	No Access	Yes	Yes	Yes
Microprocessor w/ Boot Block	Yes	Yes	Yes	Yes	Yes	Yes
Microcontroller	Yes	Yes	Yes	No Access	No Access	No Access
Extended Microcontroller	Yes	Yes	Yes	Yes	Yes	Yes

REGISTER 4-1: CONFIG3L CONFIGURATION BYTE R/P-1 R/P-1 U-0 U-0 R/P-1 U-0 U-0 U-0 WAIT ____ PM1 PM0 ____ ____ ____ ___ bit 7 bit 0 bit 7 WAIT: External Bus Data Wait Enable bit 1 = Wait selections unavailable, device will not wait 0 = Wait programmed by WAIT1 and WAIT0 bits of MEMCOM register (MEMCOM<5:4>) bit 6-2 Unimplemented: Read as '0' bit 1-0 PM1:PM0: Processor Data Memory Mode Select bits 11 = Microcontroller mode 10 = Microprocessor mode 01 = Microcontroller with Boot Block mode 00 = Extended Microcontroller mode Legend: R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0' - n = Value after erase '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

FIGURE 4-3: MEMORY MAPS FOR PIC18F8X8X PROGRAM MEMORY MODES

	м	icroproces Mode	ssor		icroproces ith Boot Bl Mode			ontroller ode	 Extended rocontroller Mode
Program Space Execution	000000h	External Program Memory	On-Chip Program Memory (No access)	000000h 0007FFh 000800h	External Program Memory	On-Chip Program Memory	000000h 00BFFFh ⁽¹⁾ 00FFFFh ⁽²⁾ 00C000h ⁽¹⁾ 010000h ⁽²⁾	On-Chip Program Memory Reads '0's	On-Chi Progra Memor External Program Memory
	1FFFFFh	External Memory	On-Chip Flash	1FFFFFh	External Memory	On-Chip Flash	1FFFFFh	On-Chip Flash	External On-Ch Memory Flash

4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW, or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit stack pointer, with the stack pointer initialized to 00000b after all Resets. There is no RAM associated with stack pointer 00000b. This is only a Reset value. During a CALL type instruction causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR are transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable and the address on the top of the stack is readable and writable through SFR registers. Data can also be pushed to or popped from the stack, using the top-of-stack SFRs. Status bits indicate if the stack pointer is at or beyond the 31 levels provided.

4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL, hold the contents of the stack location pointed to by the STKPTR register. This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the stack pointer value, the STKFUL (Stack Full) status bit, and the STKUNF (Stack Underflow) status bits. Register 4-2 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At Reset, the stack pointer value will be '0'. The user may read and write the stack pointer value. This feature can be used by a Real-Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. Refer to **Section 25.0 "Instruction Set Summary"** for a description of the device configuration bits. If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the stack pointer will be set to '0'.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.


When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit while the stack pointer remains at '0'. The STKUNF bit will remain set until cleared in software or a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken.

REGISTER 4-2:	STKPTR	REGISTER						
	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—	SP4	SP3	SP2	SP1	SP0
	bit 7							bit 0
bit 7	STKFUL: Sta	ack Full Flag I	oit					
		came full or o s not become		owed				
bit 6	STKUNF: St	ack Underflow	/ Flag bit					
		derflow occur derflow did no						
bit 5	Unimpleme	nted: Read as	6 '0'					
bit 4-0	SP4:SP0: St	ack Pointer Lo	ocation bits					
	Note 1: E	Bit 7 and bit 6	can only be	cleared in us	ser software	or by a POF	۶.	
	Legend:							

Legenu.			
C = Clearable bit	R = Readable bit	U = Unimplemented bit, read as '0'	W = Writable bit
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

FIGURE 4-4: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

4.2.4 STACK FULL/UNDERFLOW RESETS

These Resets are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. When the STVREN bit is enabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. The STKFUL or STKUNF bits are only cleared by the user software or a POR Reset.

© 2004 Microchip Technology Inc.

4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A fast register stack is provided for the Status, WREG and BSR registers and is only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

CALL	SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	•	
	• • RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

FIGURE 4-5: CLOCK/INSTRUCTION CYCLE

4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide. The low byte is called the PCL register; this register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable; updates to the PCH register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable; updates to the PCH register the PC<20:16> bits and is not directly readable or writable; updates to the PCU register may be performed through the PCLATH register.


The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of the PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 4.8.1 "Computed GOTO"**).

4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-5.




4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 4-2).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW



4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte (LSB) of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 4-6 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4 "PCL, PCLATH and PCLATU"). The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1> which accesses the desired byte address in program memory. Instruction #2 in Figure 4-6 shows how the instruction "GOTO 00006h" is encoded in the program memory. Program branch instructions which encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 25.0 "Instruction Set Summary"** provides further details of the instruction set.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program M				000000h
	Byte Locat	ions \rightarrow			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	0EFh	03h	00000Ah
			OFOh	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	0C1h	23h	00000Eh
			0F4h	56h	000010h
					000012h
					000014h

FIGURE 4-6: INSTRUCTIONS IN PROGRAM MEMORY

4.7.1 TWO-WORD INSTRUCTIONS

The PIC18F6585/8585/6680/8680 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to '1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to **Section 25.0 "Instruction Set Summary"** for further details of the instruction set.

EXAMPLE 4-3: TWO-WORD INSTRUCTIONS

CASE 1:	:					
Object C	Code			Source Cod	e	
0110 0	110 000	00 00	000	TSTFSZ	REG1	; is RAM location 0?
1100 0	001 003	10 00)11	MOVFF	REG1, REG2	; No, execute 2-word instruction
1111 0	100 010	01 01	.10			; 2nd operand holds address of REG2
0010 0	100 000	00 00	000	ADDWF	REG3	; continue code
CASE 2:	:					
Object C	Code			Source Cod	е	
0110 0	110 000	00 00	000	TSTFSZ	REG1	; is RAM location 0?
1100 0	001 003	10 00)11	MOVFF	REG1, REG2	; Yes
1111 0	100 010	01 01	10			; 2nd operand becomes NOP

; continue code

4.8 Look-up Tables

0010 0100 0000 0000

Look-up tables are implemented two ways. These are:

ADDWF

REG3

- Computed GOTO
- Table Reads

4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Look-up table data may be stored 2 bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from, or written to program memory. Data is transferred to/from program memory, one byte at a time.

A description of the table read/table write operation is shown in **Section 5.0 "Flash Program Memory"**.

4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-7 shows the data memory organization for the PIC18F6585/8585/6680/8680 devices.

The data memory map is divided into 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (0FFFh) and extend downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the data memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. **Section 4.10 "Access Bank"** provides a detailed description of the Access RAM.

4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates using a File Select Register and corresponding Indirect File Operand. The operation of indirect addressing is shown in Section 4.12 "Indirect Addressing, INDF and FSR Registers".

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

Data RAM is available for use as general purpose registers by all instructions. The top section of Bank 15 (0F60h to 0FFFh) contains SFRs. All other banks of data memory contain GPR registers, starting with Bank 0.

4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-2 and Table 4-3.

The SFRs can be classified into two sets: those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature. The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations are unimplemented and read as '0's. The addresses for the SFRs are listed in Table 4-2.




FIGURE 4-7: DATA MEMORY MAP FOR PIC18FXX80/XX85 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽³⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	MEMCON ⁽²⁾
FFBh	PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh	(1)
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	TRISJ ⁽²⁾
FF9h	PCL	FD9h	FSR2L	FB9h	(1)	F99h	TRISH ⁽²⁾
FF8h	TBLPTRU	FD8h	STATUS	FB8h	(1)	F98h	TRISG
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	(1)	F97h	TRISF
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS	F96h	TRISE
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD
FF4h	PRODH	FD4h	(1)	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ ⁽²⁾
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH ⁽²⁾
FEFh	INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	LATG
FEEh	POSTINC0 ⁽³⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	LATF
FEDh	POSTDEC0 ⁽³⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE
FECh	PREINC0 ⁽³⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD
FEBh	PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	EEADRH	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	PORTJ ⁽²⁾
FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	PORTH ⁽²⁾
FE6h	POSTINC1 ⁽³⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	PORTG
FE5h	POSTDEC1 ⁽³⁾	FC5h	SSPCON2	FA5h	IPR3	F85h	PORTF
FE4h	PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE
FE3h	PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

TABLE 4-2:SPECIAL FUNCTION REGISTER MAP

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F6X8X devices.

Address	Name	Address	Name	Address	Name	Address	Name
F7Fh	SPBRGH	F5Fh	CANCON_RO0	F3Fh	CANCON_RO2	F1Fh	RXM1EIDL
F7Eh	BAUDCON	F5Eh	CANSTAT_RO0	F3Eh	CANSTAT_RO2	F1Eh	RXM1EIDH
F7Dh	(1)	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	(1)	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh	(1)	F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah	(1)	F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	ECCP1DEL	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	(1)	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	ECANCON	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	CANCON_RO1	F2Fh	CANCON_RO3	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTAT_RO1	F2Eh	CANSTAT_RO3	F0Eh	RXF3EIDH
F6Dh	RXB0D7	F4Dh	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h	RXB0SIDH	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F6X8X devices.

Address	Name	Address	Name	Address	Name	Address	Name
EFFh	(1)	EDFh	(1)	EBFh	(1)	E9Fh	(1)
EFEh	(1)	EDEh	(1)	EBEh	(1)	E9Eh	(1)
EFDh	(1)	EDDh	(1)	EBDh	(1)	E9Dh	(1)
EFCh	(1)	EDCh	(1)	EBCh	(1)	E9Ch	(1)
EFBh	(1)	EDBh	(1)	EBBh	(1)	E9Bh	(1)
EFAh	(1)	EDAh	(1)	EBAh	(1)	E9Ah	(1)
EF9h	(1)	ED9h	(1)	EB9h	(1)	E99h	(1)
EF8h	(1)	ED8h	(1)	EB8h	(1)	E98h	(1)
EF7h	(1)	ED7h	(1)	EB7h	(1)	E97h	(1)
EF6h	(1)	ED6h	(1)	EB6h	(1)	E96h	(1)
EF5h	(1)	ED5h	(1)	EB5h	(1)	E95h	(1)
EF4h	(1)	ED4h	(1)	EB4h	(1)	E94h	(1)
EF3h	(1)	ED3h	(1)	EB3h	(1)	E93h	(1)
EF2h	(1)	ED2h	(1)	EB2h	(1)	E92h	(1)
EF1h	(1)	ED1h	(1)	EB1h	(1)	E91h	(1)
EF0h	(1)	ED0h	(1)	EB0h	(1)	E90h	(1)
EEFh	(1)	ECFh	(1)	EAFh	(1)	E8Fh	(1)
EEEh	(1)	ECEh	(1)	EAEh	(1)	E8Eh	(1)
EEDh	(1)	ECDh	(1)	EADh	(1)	E8Dh	(1)
EECh	(1)	ECCh	(1)	EACh	(1)	E8Ch	(1)
EEBh	(1)	ECBh	(1)	EABh	(1)	E8Bh	(1)
EEAh	(1)	ECAh	(1)	EAAh	(1)	E8Ah	(1)
EE9h	(1)	EC9h	(1)	EA9h	(1)	E89h	(1)
EE8h	(1)	EC8h	(1)	EA8h	(1)	E88h	(1)
EE7h	(1)	EC7h	(1)	EA7h	(1)	E87h	(1)
EE6h	(1)	EC6h	(1)	EA6h	(1)	E86h	(1)
EE5h	(1)	EC5h	(1)	EA5h	(1)	E85h	(1)
EE4h	(1)	EC4h	(1)	EA4h	(1)	E84h	(1)
EE3h	(1)	EC3h	(1)	EA3h	(1)	E83h	(1)
EE2h	(1)	EC2h	(1)	EA2h	(1)	E82h	(1)
EE1h	(1)	EC1h	(1)	EA1h	(1)	E81h	(1)
EE0h	(1)	EC0h	(1)	EA0h	(1)	E80h	(1)

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F6X8X devices.

Address	Name	Address	Name	Address	Name	Address	Name
E7Fh	CANCON_RO4	E5Fh	CANCON_RO6	E3Fh	CANCON_RO8	E1Fh	(1)
E7Eh	CANSTAT_RO4	E5Eh	CANSTAT_RO6	E3Eh	CANSTAT_RO8	E1Eh	(1)
E7Dh	B5D7	E5Dh	B3D7	E3Dh	B1D7	E1Dh	(1)
E7Ch	B5D6	E5Ch	B3D6	E3Ch	B1D6	E1Ch	(1)
E7Bh	B5D5	E5Bh	B3D5	E3Bh	B1D5	E1Bh	(1)
E7Ah	B5D4	E5Ah	B3D4	E3Ah	B1D4	E1Ah	(1)
E79h	B5D3	E59h	B3D3	E39h	B1D3	E19h	(1)
E78h	B5D2	E58h	B3D2	E38h	B1D2	E18h	(1)
E77h	B5D1	E57h	B3D1	E37h	B1D1	E17h	(1)
E76h	B5D0	E56h	B3D0	E36h	B1D0	E16h	(1)
E75h	B5DLC	E55h	B3DLC	E35h	B1DLC	E15h	(1)
E74h	B5EIDL	E54h	B3EIDL	E34h	B1EIDL	E14h	(1)
E73h	B5EIDH	E53h	B3EIDH	E33h	B1EIDH	E13h	(1)
E72h	B5SIDL	E52h	B3SIDL	E32h	B1SIDL	E12h	(1)
E71h	B5SIDH	E51h	B3SIDH	E31h	B1SIDH	E11h	(1)
E70h	B5CON	E50h	B3CON	E30h	B1CON	E10h	(1)
E6Fh	CANCON_RO5	E4Fh	CANCON_RO7	E2Fh	CANCON_RO9	E0Fh	(1)
E6Eh	CANSTAT_RO5	E4Eh	CANSTAT_RO7	E2Eh	CANSTAT_RO9	E0Eh	(1)
E6Dh	B4D7	E4Dh	B2D7	E2Dh	B0D7	E0Dh	(1)
E6Ch	B4D6	E4Ch	B2D6	E2Ch	B0D6	E0Ch	(1)
E6Bh	B4D5	E4Bh	B2D5	E2Bh	B0D5	E0Bh	(1)
E6Ah	B4D4	E4Ah	B2D4	E2Ah	B0D4	E0Ah	(1)
E69h	B4D3	E49h	B2D3	E29h	B0D3	E09h	_(1)
E68h	B4D2	E48h	B2D2	E28h	B0D2	E08h	(1)
E67h	B4D1	E47h	B2D1	E27h	B0D1	E07h	(1)
E66h	B4D0	E46h	B2D0	E26h	B0D0	E06h	_(1)
E65h	B4DLC	E45h	B2DLC	E25h	B0DLC	E05h	(1)
E64h	B4EIDL	E44h	B2EIDL	E24h	B0EIDL	E04h	(1)
E63h	B4EIDH	E43h	B2EIDH	E23h	B0EIDH	E03h	(1)
E62h	B4SIDL	E42h	B2SIDL	E22h	B0SIDL	E02h	(1)
E61h	B4SIDH	E41h	B2SIDH	E21h	BOSIDH	E01h	(1)
E60h	B4CON	E40h	B2CON	E20h	B0CON	E00h	(1)

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F6X8X devices.

Address	Name	Address	Name	Address	Name	Address	Name
DFFh	(1)	DDFh	(1)	DBFh	(1)	D9Fh	(1)
DFEh	(1)	DDEh	(1)	DBEh	(1)	D9Eh	(1)
DFDh	(1)	DDDh	(1)	DBDh	(1)	D9Dh	(1)
DFCh	TXBIE	DDCh	(1)	DBCh	(1)	D9Ch	(1)
DFBh	(1)	DDBh	(1)	DBBh	(1)	D9Bh	(1)
DFAh	BIE0	DDAh	(1)	DBAh	(1)	D9Ah	(1)
DF9h	(1)	DD9h	(1)	DB9h	(1)	D99h	(1)
DF8h	BSEL0	DD8h	SDFLC	DB8h	(1)	D98h	(1)
DF7h	(1)	DD7h	(1)	DB7h	(1)	D97h	(1)
DF6h	(1)	DD6h	(1)	DB6h	(1)	D96h	(1)
DF5h	(1)	DD5h	RXFCON1	DB5h	(1)	D95h	(1)
DF4h	(1)	DD4h	RXFCON0	DB4h	(1)	D94h	(1)
DF3h	MSEL3	DD3h	(1)	DB3h	(1)	D93h	RXF15EIDL
DF2h	MSEL2	DD2h	(1)	DB2h	(1)	D92h	RXF15EIDH
DF1h	MSEL1	DD1h	(1)	DB1h	(1)	D91h	RXF15SIDL
DF0h	MSEL0	DD0h	(1)	DB0h	(1)	D90h	RXF15SIDH
DEFh	(1)	DCFh	(1)	DAFh	(1)	D8Fh	(1)
DEEh	(1)	DCEh	(1)	DAEh	(1)	D8Eh	(1)
DEDh	(1)	DCDh	(1)	DADh	(1)	D8Dh	(1)
DECh	(1)	DCCh	(1)	DACh	(1)	D8Ch	(1)
DEBh	(1)	DCBh	(1)	DABh	(1)	D8Bh	RXF14EIDL
DEAh	(1)	DCAh	(1)	DAAh	(1)	D8Ah	RXF14EIDH
DE9h	(1)	DC9h	(1)	DA9h	(1)	D89h	RXF14SIDL
DE8h	(1)	DC8h	(1)	DA8h	(1)	D88h	RXF14SIDH
DE7h	RXFBCON7	DC7h	(1)	DA7h	(1)	D87h	RXF13EIDL
DE6h	RXFBCON6	DC6h	(1)	DA6h	(1)	D86h	RXF13EIDH
DE5h	RXFBCON5	DC5h	(1)	DA5h	(1)	D85h	RXF13SIDL
DE4h	RXFBCON4	DC4h	(1)	DA4h	(1)	D84h	RXF13SIDH
DE3h	RXFBCON3	DC3h	(1)	DA3h	(1)	D83h	RXF12EIDL
DE2h	RXFBCON2	DC2h	(1)	DA2h	(1)	D82h	RXF12EIDH
DE1h	RXFBCON1	DC1h	(1)	DA1h	(1)	D81h	RXF12SIDL
DE0h	RXFBCON0	DC0h	(1)	DA0h	(1)	D80h	RXF12SIDH

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F6X8X devices.

Address	Name				
D7Fh	(1)				
D7Eh	(1)				
D7Dh	(1)				
D7Ch	(1)				
D7Bh	RXF11EIDL				
D7Ah	RXF11EIDH				
D79h	RXF11SIDL				
D78h	RXF11SIDH				
D77h	RXF10EIDL				
D76h	RXF10EIDH				
D75h	RXF10SIDL				
D74h	RXF10SIDH				
D73h	RXF9EIDL				
D72h	RXF9EIDH				
D71h	RXF9SIDL				
D70h	RXF9SIDH				
D6Fh	(1)				
D6Eh	(1)				
D6Dh	(1)				
D6Ch	(1)				
D6Bh	RXF8EIDL				
D6Ah	RXF8EIDH				
D69h	RXF8SIDL				
D68h	RXF8SIDH				
D67h	RXF7EIDL				
D66h	RXF7EIDH				
D65h	RXF7SIDL				
D64h	RXF7SIDH				
D63h	RXF6EIDL				
D62h	RXF6EIDH				
D61h	RXF6SIDL				
D60h	RXF6SIDH				

Note 1: Unimplemented registers are read as '0'.

- 2: This register is not available on PIC18F6X8X devices.
- 3: This is not a physical register.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
TOSU	_	_	_	Top-of-Stack	Upper Byte (T	OS<20:16>)			0 0000	36, 54
TOSH	Top-of-Stack	High Byte (TOS	S<15:8>)	•					0000 0000	36, 54
TOSL	Top-of-Stack	Low Byte (TOS	<7:0>)						0000 0000	36, 54
STKPTR	STKFUL	STKUNF	—	Return Stack	Pointer				00-0 0000	36, 55
PCLATU	_	_	bit 21	Holding Reg	ister for PC<20):16>			00 0000	36, 56
PCLATH	Holding Regis	ster for PC<15:8	8>	•					0000 0000	36, 56
PCL	PC Low Byte	(PC<7:0>)							0000 0000	36, 56
TBLPTRU	_	_	bit 21 ⁽²⁾	Program Me	mory Table Po	inter Upper Byte	e (TBLPTR<2	20:16>)	00 0000	36, 86
TBLPTRH	Program Men	nory Table Poin	ter High Byte (TBLPTR<15:	8>)				0000 0000	36, 86
TBLPTRL	Program Men	nory Table Poin	ter Low Byte (TBLPTR<7:0>	•)				0000 0000	36, 86
TABLAT	Program Men	nory Table Latc	h						0000 0000	36, 86
PRODH	Product Regis	ster High Byte							xxxx xxxx	36, 107
PRODL	-	ster Low Byte							xxxx xxxx	36, 107
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	36, 111
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	36, 112
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	36, 113
INDF0						nanged (not a pł			n/a	79
POSTINC0						incremented (no			n/a	79
POSTDEC0	Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register)						• •	n/a	79	
PREINC0				,		cremented (not		0 /	n/a	79
PLUSW0	Uses contents	s of FSR0 to ad al register) – val	ldress data me	emory – value	of FSR0 pre-ir			0 /	n/a	79
FSR0H	_	_	_	_	Indirect Data	Memory Addres	s Pointer 0 H	ligh Byte	0000	36, 79
FSR0L	Indirect Data	Memory Addres	ss Pointer 0 Lo	w Byte					xxxx xxxx	36, 79
WREG	Working Regi	ister							xxxx xxxx	36
INDF1	Uses contents	s of FSR1 to ad	ldress data me	mory – value	of FSR1 not cl	nanged (not a ph	nysical regist	er)	n/a	79
POSTINC1	Uses contents	s of FSR1 to ad	ldress data me	mory – value	of FSR1 post-i	incremented (no	t a physical r	egister)	n/a	79
POSTDEC1	Uses contents	s of FSR1 to ad	ldress data me	mory – value	of FSR1 post-	decremented (no	ot a physical	register)	n/a	79
PREINC1	Uses contents	s of FSR1 to ad	ldress data me	mory – value	of FSR1 pre-ir	cremented (not	a physical re	gister)	n/a	79
PLUSW1		s of FSR1 to ad al register) – val			•	cremented			n/a	79
FSR1H	—	—	—	—	Indirect Data	Memory Addres	s Pointer 1 H	ligh Byte	0000	37, 79
FSR1L	Indirect Data	Memory Addres	ss Pointer 1 Lo	w Byte					xxxx xxxx	37, 79
BSR	—		_	_	Bank Select F	Register			0000	37, 78
INDF2	Uses contents	s of FSR2 to ad	dress data me			nanged (not a ph	nysical regist	er)	n/a	79
POSTINC2	Uses contents	s of FSR2 to ad	ldress data me	mory – value	of FSR2 post-i	incremented (no	t a physical r	egister)	n/a	79
POSTDEC2					· ·	decremented (no			n/a	79
PREINC2					· · ·	cremented (not		÷ .	n/a	79
PLUSW2	Uses contents	s of FSR2 to ad al register) – val	ldress data me	emory – value	of FSR2 pre-ir	· ·	<u> </u>		n/a	79
FSR2H	_	_		_		Memory Addres	s Pointer 2 H	ligh Byte	0000	37, 79
1011211										

TABLE 4-3: **REGISTER FILE SUMMARY**

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

RG5 is available as an input when \overline{MCLR} is disabled. 6:

This register reads all '0's until the ECAN module is set up in Mode 1 or Mode 2. 7:

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
STATUS	_	_	_	N	OV	Z	DC	С	x xxxx	37, 81
TMR0H	Timer0 Regist	ter High Byte		•		•		•	0000 0000	37, 157
TMR0L	Timer0 Regist	ter Low Byte							xxxx xxxx	37, 157
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	37, 155
OSCCON	_				LOCK	PLLEN	SCS1	SCS	0000	27, 37
LVDCON	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	37, 271
WDTCON	—	—	—	—	—	—	—	SWDTE	0	37, 355
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11qq	37, 82, 123
TMR1H	Timer1 Regist	mer1 Register High Byte								37, 159
TMR1L	Timer1 Regist	ter Low Byte							xxxx xxxx	37, 159
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	37, 159
TMR2	Timer2 Regist	ter				•	•		0000 0000	37, 162
PR2	Timer2 Period	Register							1111 1111	37, 163
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	37, 162
SSPBUF	SSP Receive	SSP Receive Buffer/Transmit Register								
SSPADD	SSP Address	Register in I ² C	Slave mode.	SSP Baud Ra	te Reload Reg	ister in I ² C Mas	ter mode.		0000 0000	37, 198
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	37, 199
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	37, 191
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	37, 201
ADRESH	A/D Result Re	egister High By	te			•	•		xxxx xxxx	38, 257
ADRESL	A/D Result Re	egister Low Byt	е						xxxx xxxx	38, 257
ADCON0	_		CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	38, 249
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	38, 257
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	38, 251
CCPR1H	Enhanced Ca	pture/Compare	PWM Registe	er 1 High Byte					xxxx xxxx	38, 173
CCPR1L	Enhanced Ca	pture/Compare	PWM Registe	er 1 Low Byte					xxxx xxxx	38, 172
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	38, 172
CCPR2H	Capture/Com	pare/PWM Reg	jister 2 High By	/te					xxxx xxxx	38, 172
CCPR2L	Capture/Com	pare/PWM Reg	jister 2 Low By	te					xxxx xxxx	38, 172
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	38, 172
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	38, 172
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	38, 265
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	38, 259
TMR3H	Timer3 Regist	ter High Byte	-		-				xxxx xxxx	38, 164
TMR3L	Timer3 Regist	ter Low Byte							xxxx xxxx	38, 164
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	38, 164
PSPCON	IBF	OBF	IBOV	PSPMODE		_	_	_	0000	38, 153

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when $\overline{\text{MCLR}}$ is disabled.

7: This register reads all '0's until the ECAN module is set up in Mode 1 or Mode 2.

TABLE 4-3 File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:	
SPBRG	USART Baud	Rate Generato	or	•				•	0000 0000	38, 239	
RCREG	USART Rece	ive Register							0000 0000	38, 241	
TXREG	USART Trans	smit Register							0000 0000	38, 239	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	38, 230	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	38, 231	
EEADRH	_	— — — EE Adr Register Hig									
EEADR	Data EEPRO	M Address Reg	ister						0000 0000	38, 105	
EEDATA	Data EEPRO	M Data Registe	r						0000 0000	38, 105	
EECON2	Data EEPRO	M Control Regis	ster 2 (not a ph	nysical registe	r)					38, 105	
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	00-0 x000	38, 102	
IPR3	IRXIP	WAKIP	ERRIP	TXB2IP/ TXBnIP	TXB1IP	TXB0IP	RXB1IP/ RXBnIP	RXB0IP/ FIFOWMIP	1111 1111	39, 122	
PIR3	IRXIF	WAKIF	ERRIF	TXB2IF/ TXBnIF	TXB1IF	TXB0IF	RXB1IF/ RXBnIF	RXB0IF/ FIFOWMIF	0000 0000	39, 116	
PIE3	IRXIE	WAKIE	ERRIE	TXB2IE/ TXBnIE	TXB1IE	TXB0IE	RXB1IE/ RXBnIE	RXB0IE/ FIFOWMIE	0000 0000	39, 119	
IPR2	_	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	39, 121	
PIR2	_	CMIF		EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	39, 115	
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	39, 118	
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	39, 120	
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	39, 114	
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	39, 117	
MEMCON ⁽³⁾	EBDIS	_	WAIT1	WAIT0	_	_	WM1	WM0	0-0000	39, 94	
TRISJ ⁽³⁾	Data Direction	n Control Regist	ter for PORTJ						1111 1111	39, 151	
TRISH ⁽³⁾	Data Direction	n Control Regist	ter for PORTH						1111 1111	39, 148	
TRISG	_	—	_	Data Directio	on Control Reg	ister for PORTO	3		1 1111	39, 145	
TRISF	Data Direction	n Control Regist	ter for PORTF						1111 1111	39, 141	
TRISE	Data Direction	n Control Regist	ter for PORTE						1111 1111	39, 138	
TRISD	Data Direction	n Control Regist	ter for PORTD						1111 1111	39, 135	
TRISC	Data Direction	n Control Regist	ter for PORTC						1111 1111	39, 131	
TRISB	Data Direction	n Control Regist	ter for PORTB						1111 1111	39, 128	
TRISA	—	TRISA6 ⁽¹⁾	Data Direction	n Control Reg	ster for PORT/	A			-111 1111	39, 125	
LATJ ⁽³⁾	Read PORTJ	Data Latch, Wr	rite PORTJ Da	ta Latch					xxxx xxxx	39, 151	
LATH ⁽³⁾	Read PORTH	l Data Latch, W	rite PORTH D	ata Latch					xxxx xxxx	39, 148	
LATG	—	—	_	Read PORT	G Data Latch,	Write PORTG D	Data Latch		x xxxx	39, 145	
LATF	Read PORTF Data Latch, Write PORTF Data Latch									39, 141	
LATE	Read PORTE	Data Latch, W	rite PORTE Da	ata Latch					xxxx xxxx	39, 138	
LATD	Read PORTD Data Latch, Write PORTD Data Latch								xxxx xxxx	39, 133	
LATC	Read PORTC	C Data Latch, W	rite PORTC D	ata Latch					xxxx xxxx	39, 131	
LATB	Read PORTE	3 Data Latch, W							xxxx xxxx	39, 128	
LATA	—	LATA6 ⁽¹⁾	Read PORTA	Data Latch, \	Vrite PORTA D	ata Latch ⁽¹⁾			-xxx xxxx	39, 125	

TABLE 4-3:	REGISTER FILE SUMMARY	(CONTINUED)

 $\label{eq:Legend: Legend: Legend: Legend: u = unchanged, -= unimplemented, q = value depends on condition$

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

7: This register reads all '0's until the ECAN module is set up in Mode 1 or Mode 2.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
PORTJ ⁽³⁾	Read PORTJ pins, Write PORTJ Data Latch								xxxx xxxx	40, 151
PORTH ⁽³⁾	Read PORTH pins, Write PORTH Data Latch								xxxx xxxx	40, 148
PORTG	— RG5 ⁽⁶⁾ Read PORTG pins, Write PORTG Data Latch								0x xxxx	40, 145
PORTF	Read PORTF pins, Write PORTF Data Latch								xxxx xxxx	40, 141
PORTE	Read PORTE pins, Write PORTE Data Latch								xxxx xxxx	40, 136
PORTD	Read PORTD pins, Write PORTD Data Latch								xxxx xxxx	40, 133
PORTC	Read PORTC pins, Write PORTC Data Latch								xxxx xxxx	40, 131
PORTB	Read PORTB pins, Write PORTB Data Latch								xxxx xxxx	40, 128
PORTA	RA6 ⁽¹⁾ Read PORTA pins, Write PORTA Data Latch ⁽¹⁾								-x0x 0000	40, 125
SPBRGH	Enhanced USART Baud Rate Generator High Byte								0000 0000	40, 233
BAUDCON	—	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	-1-0 0-00	40, 233
ECCP1DEL	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	40, 187
TXERRCNT	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	0000 0000	40, 288
RXERRCNT	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	0000 0000	40, 296
COMSTAT Mode 0	RXB0OVFL	RXB10VFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000 0000	40, 284
COMSTAT Mode 1	_	RXBnOVFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	-000 0000	40, 284
COMSTAT Mode 2	FIFOEMPTY	RXBnOVFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000 0000	40, 284
CIOCON	TX2SRC	TX2EN	ENDRHI	CANCAP	_	_	_		0000	40, 318
BRGCON3	WAKDIS	WAKFIL			_	SEG2PH2	SEG2PH1	SEG2PH0	00000	40, 317
BRGCON2	SEG2PHT	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	0000 0000	40, 317
BRGCON1	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	0000 0000	40, 317
CANCON Mode 0	REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	—	1000 000-	40, 239
CANCON Mode 1	REQOP2	REQOP1	REQOP0	ABAT	—	—	—	—	1000	40, 239
CANCON Mode 2	REQOP2	REQOP1	REQOP0	ABAT	FP3	FP2	FP1	FP0	1000 0000	40, 239
CANSTAT Mode 0	OPMODE2	OPMODE1	OPMODE0	—	ICODE2	ICODE1	ICODE0	—	000- 0000	40, 239
CANSTAT Modes 0, 1	OPMODE2	OPMODE1	OPMODE0	EICODE4	EICODE3	EICODE2	EICODE1	EICODE0	0000 0000	40, 239
ECANCON	MDSEL1	MDSEL0	FIFOWM	EWIN4	EWIN3	EWIN2	EWIN1	EWIN0	0001 0000	40, 323
RXB0D7	RXB0D77	RXB0D76	RXB0D75	RXB0D74	RXB0D73	RXB0D72	RXB0D71	RXB0D70	xxxx xxxx	40, 230
RXB0D6	RXB0D67	RXB0D66	RXB0D65	RXB0D64	RXB0D63	RXB0D62	RXB0D61	RXB0D60	xxxx xxxx	40, 230
RXB0D5	RXB0D57	RXB0D56	RXB0D55	RXB0D54	RXB0D53	RXB0D52	RXB0D51	RXB0D50	xxxx xxxx	40, 230
RXB0D4	RXB0D47	RXB0D46	RXB0D45	RXB0D44	RXB0D43	RXB0D42	RXB0D41	RXB0D40	xxxx xxxx	40, 230
RXB0D3	RXB0D37	RXB0D36	RXB0D35	RXB0D34	RXB0D33	RXB0D32	RXB0D31	RXB0D30	xxxx xxxx	40, 230
RXB0D2	RXB0D27	RXB0D26	RXB0D25	RXB0D24	RXB0D23	RXB0D22	RXB0D21	RXB0D20	xxxx xxxx	40, 230
RXB0D1	RXB0D17	RXB0D16	RXB0D15	RXB0D14	RXB0D13	RXB0D12	RXB0D11	RXB0D10	xxxx xxxx	40, 230
RXB0D0	RXB0D07	RXB0D06	RXB0D05	RXB0D04	RXB0D03	RXB0D02	RXB0D01	RXB0D00	xxxx xxxx	40, 230

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when $\overline{\text{MCLR}}$ is disabled.

7: This register reads all '0's until the ECAN module is set up in Mode 1 or Mode 2.

TABLE 4-3	. REG				TINUED)	1				1
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
RXB0DLC	—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	40, 230
RXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	41, 230
RXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	41, 230
RXB0SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	xxxx x-xx	41, 230
RXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	41, 230
RXB0CON Mode 0	RXFUL	RXM1	RXM0 ⁽⁴⁾	(4)	RXRTRR0 ⁽⁴⁾	RXB0DBEN ⁽⁴⁾	JTOFF ⁽⁴⁾	FILHITO ⁽⁴⁾	000- 0000	41, 230
RXB0CON Mode 1, 2	RXFUL	RXM1	RTRR0 ⁽⁴⁾	FILHIT4 ⁽⁴⁾	FILHIT3 ⁽⁴⁾	FILHIT2 ⁽⁴⁾	FILHIT1 ⁽⁴⁾	FILHITO ⁽⁴⁾	0000 0000	41, 230
RXB1D7	RXB1D77	RXB1D76	RXB1D75	RXB1D74	RXB1D73	RXB1D72	RXB1D71	RXB1D70	xxxx xxxx	41, 230
RXB1D6	RXB1D67	RXB1D66	RXB1D65	RXB1D64	RXB1D63	RXB1D62	RXB1D61	RXB1D60	xxxx xxxx	41, 230
RXB1D5	RXB1D57	RXB1D56	RXB1D55	RXB1D54	RXB1D53	RXB1D52	RXB1D51	RXB1D50	xxxx xxxx	41, 230
RXB1D4	RXB1D47	RXB1D46	RXB1D45	RXB1D44	RXB1D43	RXB1D42	RXB1D41	RXB1D40	xxxx xxxx	41, 230
RXB1D3	RXB1D37	RXB1D36	RXB1D35	RXB1D34	RXB1D33	RXB1D32	RXB1D31	RXB1D30	xxxx xxxx	41, 230
RXB1D2	RXB1D27	RXB1D26	RXB1D25	RXB1D24	RXB1D23	RXB1D22	RXB1D21	RXB1D20	xxxx xxxx	41, 230
RXB1D1	RXB1D17	RXB1D16	RXB1D15	RXB1D14	RXB1D13	RXB1D12	RXB1D11	RXB1D10	xxxx xxxx	41, 230
RXB1D0	RXB1D07	RXB1D06	RXB1D05	RXB1D04	RXB1D03	RXB1D02	RXB1D01	RXB1D00	xxxx xxxx	41, 230
RXB1DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	41, 230
RXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	41, 230
RXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	41, 230
RXB1SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	xxxx x-xx	41, 230
RXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	41, 230
RXB1CON Mode 0	RXFUL	RXM1	RXM0 ⁽⁴⁾	(4)	RXRTRR0 ⁽⁴⁾	FILHIT2 ⁽⁴⁾	FILHIT1 ⁽⁴⁾	FILHITO ⁽⁴⁾	000- 0000	41, 230
RXB1CON Mode 1, 2	RXFUL	RXM1	RTRRO ⁽⁴⁾	FILHIT4 ⁽⁴⁾	FILHIT3 ⁽⁴⁾	FILHIT2 ⁽⁴⁾	FILHIT1 ⁽⁴⁾	FILHITO ⁽⁴⁾	0000 0000	41, 230
TXB0D7	TXB0D77	TXB0D76	TXB0D75	TXB0D74	TXB0D73	TXB0D72	TXB0D71	TXB0D70	xxxx xxxx	41, 230
TXB0D6	TXB0D67	TXB0D66	TXB0D65	TXB0D64	TXB0D63	TXB0D62	TXB0D61	TXB0D60	xxxx xxxx	41, 230
TXB0D5	TXB0D57	TXB0D56	TXB0D55	TXB0D54	TXB0D53	TXB0D52	TXB0D51	TXB0D50	xxxx xxxx	41, 230
TXB0D4	TXB0D47	TXB0D46	TXB0D45	TXB0D44	TXB0D43	TXB0D42	TXB0D41	TXB0D40	xxxx xxxx	41, 230
TXB0D3	TXB0D37	TXB0D36	TXB0D35	TXB0D34	TXB0D33	TXB0D32	TXB0D31	TXB0D30	xxxx xxxx	41, 230
TXB0D2	TXB0D27	TXB0D26	TXB0D25	TXB0D24	TXB0D23	TXB0D22	TXB0D21	TXB0D20	xxxx xxxx	41, 230
TXB0D1	TXB0D17	TXB0D16	TXB0D15	TXB0D14	TXB0D13	TXB0D12	TXB0D11	TXB0D10	xxxx xxxx	41, 230
TXB0D0	TXB0D07	TXB0D06	TXB0D05	TXB0D04	TXB0D03	TXB0D02	TXB0D01	TXB0D00	xxxx xxxx	41, 230
TXB0DLC	_	TXRTR	_	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	41, 230
TXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	41, 230
TXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	41, 230
TXB0SIDL	SID2	SID1	SID0		EXIDE	_	EID17	EID16	xx-x x-xx	41, 230
TXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	42, 230
TXB0CON Mode 0	—	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	-000 0-00	42, 230
TXB0CON Mode 1, 2	TXBIF	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	0000 0-00	42, 230

TABLE 4-3:	REGISTER FILE SUMMARY (CONTINU	JED)
IADLL TJ.		J L DJ

 $\label{eq:Legend: Legend: Legend: u = unchanged, -= unimplemented, q = value depends on condition$

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TXB1D7	TXB1D77	TXB1D76	TXB1D75	TXB1D74	TXB1D73	TXB1D72	TXB1D71	TXB1D70	xxxx xxxx	42, 230
TXB1D6	TXB1D67	TXB1D66	TXB1D65	TXB1D64	TXB1D63	TXB1D62	TXB1D61	TXB1D60	xxxx xxxx	42, 230
TXB1D5	TXB1D57	TXB1D56	TXB1D55	TXB1D54	TXB1D53	TXB1D52	TXB1D51	TXB1D50	XXXX XXXX	42, 230
TXB1D4	TXB1D47	TXB1D46	TXB1D45	TXB1D44	TXB1D43	TXB1D42	TXB1D41	TXB1D40	xxxx xxxx	42, 230
TXB1D3	TXB1D37	TXB1D36	TXB1D35	TXB1D34	TXB1D33	TXB1D32	TXB1D31	TXB1D30	xxxx xxxx	42, 230
TXB1D2	TXB1D27	TXB1D26	TXB1D25	TXB1D24	TXB1D23	TXB1D22	TXB1D21	TXB1D20	xxxx xxxx	42, 230
TXB1D1	TXB1D17	TXB1D16	TXB1D15	TXB1D14	TXB1D13	TXB1D12	TXB1D11	TXB1D10	xxxx xxxx	42, 230
TXB1D0	TXB1D07	TXB1D06	TXB1D05	TXB1D04	TXB1D03	TXB1D02	TXB1D01	TXB1D00	xxxx xxxx	42, 230
TXB1DLC	_	TXRTR			DLC3	DLC2	DLC1	DLC0	-x xxxx	42, 230
TXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	42, 230
TXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	42, 230
TXB1SIDL	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xx-x x-xx	42, 230
TXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	42, 230
TXB1CON Mode 0	—	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	-000 0-00	42, 230
TXB1CON Mode 1, 2	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	0000 0-00	42, 230
TXB2D7	TXB2D77	TXB2D76	TXB2D75	TXB2D74	TXB2D73	TXB2D72	TXB2D71	TXB2D70	xxxx xxxx	42, 230
TXB2D6	TXB2D67	TXB2D66	TXB2D65	TXB2D64	TXB2D63	TXB2D62	TXB2D61	TXB2D60	xxxx xxxx	42, 230
TXB2D5	TXB2D57	TXB2D56	TXB2D55	TXB2D54	TXB2D53	TXB2D52	TXB2D51	TXB2D50	xxxx xxxx	42, 230
TXB2D4	TXB2D47	TXB2D46	TXB2D45	TXB2D44	TXB2D43	TXB2D42	TXB2D41	TXB2D40	xxxx xxxx	42, 230
TXB2D3	TXB2D37	TXB2D36	TXB2D35	TXB2D34	TXB2D33	TXB2D32	TXB2D31	TXB2D30	xxxx xxxx	42, 230
TXB2D2	TXB2D27	TXB2D26	TXB2D25	TXB2D24	TXB2D23	TXB2D22	TXB2D21	TXB2D20	xxxx xxxx	42, 230
TXB2D1	TXB2D17	TXB2D16	TXB2D15	TXB2D14	TXB2D13	TXB2D12	TXB2D11	TXB2D10	xxxx xxxx	42, 230
TXB2D0	TXB2D07	TXB2D06	TXB2D05	TXB2D04	TXB2D03	TXB2D02	TXB2D01	TXB2D00	xxxx xxxx	42, 230
TXB2DLC		TXRTR		—	DLC3	DLC2	DLC1	DLC0	-x xxxx	42, 230
TXB2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	42, 230
TXB2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	42, 230
TXB2SIDL	SID2	SID1	SID0	—	EXIDE	_	EID17	EID16	xxx- x-xx	42, 230
TXB2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	42, 230
TXB2CON Mode 0	_	TXABT	TXLARB	TXERR	TXREQ		TXPRI1	TXPRI0	-000 0-00	42, 230
TXB2CON Mode 1, 2	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	0000 0-00	42, 230
RXM1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	42, 230
RXM1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	43, 230
RXM1SIDL	SID2	SID1	SID0	—	EXIDEN		EID17	EID16	xx-x 0-xx	43, 230
RXM1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	43, 230
RXM0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	43, 230
RXM0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	43, 230
RXM0SIDL	SID2	SID1	SID0	—	EXIDM		EID17	EID16	xx-x 0-xx	43, 230
RXM0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	43, 230
RXF15EIDL(7)	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	47, 230

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

 $\label{eq:legend: Legend: Legend: u = unchanged, -= unimplemented, q = value depends on condition$

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

TABLE 4-3:	ABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)									
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
RXF15EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	47, 230
RXF15SIDL(7)	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xx-x x-xx	47, 230
RXF15SIDH ⁽⁷⁾	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	47, 230
RXF14EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	47, 230
RXF14EIDH(7)	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	47, 230
RXF14SIDL ⁽⁷⁾	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xx-x x-xx	47, 230
RXF14SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	47, 230
RXF13EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	47, 230
RXF13EIDH(7)	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	47, 230
RXF13SIDL ⁽⁷⁾	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xx-x x-xx	47, 230
RXF13SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	47, 230
RXF12EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	47, 230
RXF12EIDH(7)	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	47, 230
RXF12SIDL(7)	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xx-x x-xx	47, 230
RXF12SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	47, 230
RXF11EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	47, 230
RXF11EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	47, 230
RXF11SIDL ⁽⁷⁾	SID2	SID1	SID0	_	EXIDEN	—	EID17	EID16	xx-x x-xx	47, 230
RXF11SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	47, 230
RXF10EIDL(7)	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	47, 230
RXF10EIDH(7)	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	47, 230
RXF10SIDL(7)	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xx-x x-xx	48, 230
RXF10SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	48, 230
RXF9EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	47, 230
RXF9EIDH(7)	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	48, 230
RXF9SIDL(7)	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xx-x x-xx	48, 230
RXF9SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	48, 230
RXF8EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	48, 230
RXF8EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	48, 230
RXF8SIDL ⁽⁷⁾	SID2	SID1	SID0	—	EXIDEN	_	EID17	EID16	xx-x x-xx	48, 230
RXF8SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	48, 230
RXF7EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	48, 230
RXF7EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	48, 230
RXF7SIDL ⁽⁷⁾	SID2	SID1	SID0	_	EXIDEN	—	EID17	EID16	xx-x x-xx	48, 230
RXF7SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	48, 230
RXF6EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	48, 230
RXF6EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	48, 230
RXF6SIDL ⁽⁷⁾	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xx-x x-xx	48, 230
RXF6SIDH ⁽⁷⁾	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	48, 230
RXF5EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	43, 230
RXF5EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	43, 230
к						1				

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

PIC18F6585/8585/6680/8680

TABLE 4-3	. REG	ISTER FIL								1
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
RXF5SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xx-x x-xx	43, 230
RXF5SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	43, 230
RXF4EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	43, 230
RXF4EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	43, 230
RXF4SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xx-x x-xx	43, 230
RXF4SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	43, 230
RXF3EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	43, 230
RXF3EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	43, 230
RXF3SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xx-x x-xx	43, 230
RXF3SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	43, 230
RXF2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	43, 230
RXF2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	43, 230
RXF2SIDL	SID2	SID1	SID0	_	EXIDEN	—	EID17	EID16	xx-x x-xx	43, 230
RXF2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	43, 230
RXF1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	43, 230
RXF1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	43, 230
RXF1SIDL	SID2	SID1	SID0		EXIDEN	_	EID17	EID16	xx-x x-xx	43, 230
RXF1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	43, 230
RXF0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	43, 230
RXF0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	43, 230
RXF0SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xx-x x-xx	43, 230
RXF0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	43, 230
B5D7 ⁽⁷⁾	B5D77	B5D76	B5D75	B5D74	B5D73	B5D72	B5D71	B5D70	xxxx xxxx	44, 230
B5D6 ⁽⁷⁾	B5D67	B5D66	B5D65	B5D64	B5D63	B5D62	B5D61	B5D60	xxxx xxxx	44, 230
B5D5 ⁽⁷⁾	B5D57	B5D56	B5D55	B5D54	B5D53	B5D52	B5D51	B5D50	xxxx xxxx	44, 230
B5D4 ⁽⁷⁾	B5D47	B5D46	B5D45	B5D44	B5D43	B5D42	B5D41	B5D40	xxxx xxxx	44, 230
B5D3 ⁽⁷⁾	B5D37	B5D36	B5D35	B5D34	B5D33	B5D32	B5D31	B5D30	xxxx xxxx	44, 230
B5D2 ⁽⁷⁾	B5D27	B5D26	B5D25	B5D24	B5D23	B5D22	B5D21	B5D20	xxxx xxxx	44, 230
B5D1 ⁽⁷⁾	B5D17	B5D16	B5D15	B5D14	B5D13	B5D12	B5D11	B5D10	xxxx xxxx	44, 230
B5D0 ⁽⁷⁾	B5D07	B5D06	B5D05	B5D04	B5D03	B5D02	B5D01	B5D00	xxxx xxxx	44, 230
B5DLC ⁽⁷⁾	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	44, 230
B5EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	44, 230
B5EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	44, 230
B5SIDL ⁽⁷⁾	SID2	SID1	SID0	SRR	EXID/ EXIDE ⁽⁵⁾	—	EID17	EID16	xxxx x-xx	44, 230
B5SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	44, 230
B5CON ^(5, 7)	RXFUL/ TXBIF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	44, 230
B4D7 ⁽⁷⁾	B4D77	B4D76	B4D75	B4D74	B4D73	B4D72	B4D71	B4D70	XXXX XXXX	44, 230
B4D6 ⁽⁷⁾	B4D67	B4D66	B4D65	B4D64	B4D63	B4D62	B4D61	B4D60	XXXX XXXX	44, 230
B4D5 ⁽⁷⁾	B4D67 B4D57	B4D00 B4D56	B4D05 B4D55	B4D04 B4D54	B4D03 B4D53	B4D02 B4D52	B4D61 B4D51	B4D60 B4D50		44, 230
B4D3(7)									XXXX XXXX	44, 230
D4U4' '	B4D47	B4D46	B4D45	B4D44	B4D43	B4D42	B4D41	B4D40	XXXX XXXX	44, 230

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

 $\label{eq:logend: Legend: Legend: u = unchanged, - = unimplemented, q = value depends on condition$

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
B4D3 ⁽⁷⁾	B4D37	B4D36	B4D35	B4D34	B4D33	B4D32	B4D31	B4D30	xxxx xxxx	44, 230
B4D2 ⁽⁷⁾	B4D27	B4D26	B4D25	B4D24	B4D23	B4D22	B4D21	B4D20	xxxx xxxx	44, 230
B4D1 ⁽⁷⁾	B4D17	B4D16	B4D15	B4D14	B4D13	B4D12	B4D11	B4D10	xxxx xxxx	44, 230
B4D0 ⁽⁷⁾	B4D07	B4D06	B4D05	B4D04	B4D03	B4D02	B4D01	B4D00	xxxx xxxx	44, 230
B4DLC ⁽⁷⁾	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	44, 230
B4EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	44, 230
B4EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	44, 230
B4SIDL ⁽⁷⁾	SID2	SID1	SID0	SRR	EXID/ EXIDE ⁽⁵⁾	_	EID17	EID16	xxxx x-xx	44, 230
B4SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	44, 230
B4CON ^(5, 7)	RXFUL/ TXB3IF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	44, 230
B3D7 ⁽⁷⁾	B3D77	B3D76	B3D75	B3D74	B3D73	B3D72	B3D71	B3D70	XXXX XXXX	44, 230
B3D6 ⁽⁷⁾	B3D67	B3D66	B3D65	B3D64	B3D63	B3D62	B3D61	B3D60	xxxx xxxx	44, 230
B3D5 ⁽⁷⁾	B3D57	B3D56	B3D55	B3D54	B3D53	B3D52	B3D51	B3D50	XXXX XXXX	44, 230
B3D4 ⁽⁷⁾	B3D47	B3D46	B3D45	B3D44	B3D43	B3D42	B3D41	B3D40	xxxx xxxx	45, 230
B3D3 ⁽⁷⁾	B3D37	B3D36	B3D35	B3D34	B3D33	B3D32	B3D31	B3D30	XXXX XXXX	45, 230
B3D2 ⁽⁷⁾	B3D27	B3D26	B3D25	B3D24	B3D23	B3D22	B3D21	B3D20	XXXX XXXX	45, 230
B3D1 ⁽⁷⁾	B3D17	B3D16	B3D15	B3D14	B3D13	B3D12	B3D11	B3D10	XXXX XXXX	45, 230
B3D0 ⁽⁷⁾	B3D07	B3D06	B3D05	B3D04	B3D03	B3D02	B3D01	B3D00	xxxx xxxx	45, 230
B3DLC ⁽⁷⁾	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	45, 230
B3EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	45, 230
B3EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	45, 230
B3SIDL ⁽⁷⁾	SID2	SID1	SID0	SRR	EXID/ EXIDE ⁽⁵⁾	—	EID17	EID16	xxxx x-xx	45, 230
B3SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	45, 230
B3CON ^(5, 7)	RXFUL/ TXBIF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	45, 230
B2D7 ⁽⁷⁾	B2D77	B2D76	B2D75	B2D74	B2D73	B2D72	B2D71	B2D70	xxxx xxxx	45, 230
B2D6 ⁽⁷⁾	B2D67	B2D66	B2D65	B2D64	B2D63	B2D62	B2D61	B2D60	xxxx xxxx	45, 230
B2D5 ⁽⁷⁾	B2D57	B2D56	B2D55	B2D54	B2D53	B2D52	B2D51	B2D50	XXXX XXXX	45, 230
B2D4 ⁽⁷⁾	B2D47	B2D46	B2D45	B2D44	B2D43	B2D42	B2D41	B2D40	xxxx xxxx	45, 230
B2D3 ⁽⁷⁾	B2D37	B2D36	B2D35	B2D34	B2D33	B2D32	B2D31	B2D30	XXXX XXXX	45, 230
B2D2 ⁽⁷⁾	B2D27	B2D26	B2D25	B2D24	B2D23	B2D22	B2D21	B2D20	xxxx xxxx	45, 230
B2D1 ⁽⁷⁾	B2D17	B2D16	B2D15	B2D14	B2D13	B2D12	B2D11	B2D10	xxxx xxxx	45, 230
B2D0 ⁽⁷⁾	B2D07	B2D06	B2D05	B2D04	B2D03	B2D02	B2D01	B2D00	xxxx xxxx	45, 230
B2DLC ⁽⁷⁾	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	45, 230
B2EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	45, 230
B2EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	45, 230
B2SIDL ⁽⁷⁾	SID2	SID1	SID0	SRR	EXID/ EXIDE ⁽⁵⁾		EID17	EID16	xxxx x-xx	45, 230
B2SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	45, 230

TABLE 4-3:	REGISTER FILE SUMMARY	(CONTINUED)	•
			/

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator Note 1: modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

PIC18F6585/8585/6680/8680

TABLE 4-3	: REG	ISTER FIL	<u>E SUMMA</u>	RY (CON	ITINUED)		-			
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
B2CON ^(5, 7)	RXFUL/ TXBIF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	45, 230
B1D7 ⁽⁷⁾	B1D77	B1D76	B1D75	B1D74	B1D73	B1D72	B1D71	B1D70	xxxx xxxx	45, 230
B1D6 ⁽⁷⁾	B1D67	B1D66	B1D65	B1D64	B1D63	B1D62	B1D61	B1D60	XXXX XXXX	45, 230
B1D5 ⁽⁷⁾	B1D57	B1D56	B1D55	B1D54	B1D53	B1D52	B1D51	B1D50	XXXX XXXX	45, 230
B1D4 ⁽⁷⁾	B1D47	B1D46	B1D45	B1D44	B1D43	B1D42	B1D41	B1D40	XXXX XXXX	45, 230
B1D3 ⁽⁷⁾	B1D37	B1D36	B1D35	B1D34	B1D33	B1D32	B1D31	B1D30	XXXX XXXX	45, 230
B1D2 ⁽⁷⁾	B1D27	B1D26	B1D25	B1D24	B1D23	B1D22	B1D21	B1D20	XXXX XXXX	45, 230
B1D1 ⁽⁷⁾	B1D17	B1D16	B1D15	B1D14	B1D13	B1D12	B1D11	B1D10	XXXX XXXX	46, 230
B1D0 ⁽⁷⁾	B1D07	B1D06	B1D05	B1D04	B1D03	B1D02	B1D01	B1D00	XXXX XXXX	46, 230
B1DLC ⁽⁷⁾	—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	46, 230
B1EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	46, 230
B1EIDH ⁽⁷⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	46, 230
B1SIDL ⁽⁷⁾	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	xxxx x-xx	46, 230
B1SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	46, 230
B1CON ^(5, 7)	RXFUL/ TXBIF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	46, 230
B0D7 ⁽⁷⁾	B0D77	B0D76	B0D75	B0D74	B0D73	B0D72	B0D71	B0D70	XXXX XXXX	46, 230
B0D6 ⁽⁷⁾	B0D67	B0D66	B0D65	B0D64	B0D63	B0D62	B0D61	B0D60	xxxx xxxx	46, 230
B0D5 ⁽⁷⁾	B0D57	B0D56	B0D55	B0D54	B0D53	B0D52	B0D51	B0D50	xxxx xxxx	46, 230
B0D4 ⁽⁷⁾	B0D47	B0D46	B0D45	B0D44	B0D43	B0D42	B0D41	B0D40	xxxx xxxx	46, 230
B0D3 ⁽⁷⁾	B0D37	B0D36	B0D35	B0D34	B0D33	B0D32	B0D31	B0D30	xxxx xxxx	46, 230
B0D2 ⁽⁷⁾	B0D27	B0D26	B0D25	B0D24	B0D23	B0D22	B0D21	B0D20	xxxx xxxx	46, 230
B0D1 ⁽⁷⁾	B0D17	B0D16	B0D15	B0D14	B0D13	B0D12	B0D11	B0D10	xxxx xxxx	46, 230
B0D0 ⁽⁷⁾	B0D07	B0D06	B0D05	B0D04	B0D03	B0D02	B0D01	B0D00	xxxx xxxx	46, 230
B0DLC ⁽⁷⁾	_	RTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	46, 230
B0EIDL(7)	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	46, 230
B0EIDH(7)	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	46, 230
B0SIDL(7)	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	xxxx x-xx	46, 230
B0SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	46, 230
B0CON ^(5, 7)	RXFUL/ TXBIF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	46, 230
TXBIE ⁽⁷⁾	—	—	-	TXB2IE	TXB1IE	TXB0IE	—	—	0 00	46, 230
BIE0 ⁽⁷⁾	B5IE	B4IE	B3IE	B2IE	B1IE	B0IE	RXB1IE	RXB0IE	0000 0000	46, 230
BSEL0(7)	B5TXEN	B4TXEN	B3TXEN	B2TXEN	B1TXEN	B0TXEN	—	—	0000 00	46, 230
MSEL3 ⁽⁷⁾	FIL15_1	FIL15_0	FIL14_1	FIL14_0	FIL13_1	FIL13_0	FIL12_1	FIL12_0	0000 0000	46, 230
MSEL2(7)	FIL11_1	FIL11_0	FIL10_1	FIL10_0	FIL9_1	FIL9_0	FIL8_1	FIL8_0	0000 0000	46, 230
MSEL1 ⁽⁷⁾	FIL7_1	FIL7_0	FIL6_1	FIL6_0	FIL5_1	FIL5_0	FIL4_1	FIL4_0	0000 0101	46, 230
MSEL0 ⁽⁷⁾	FIL3_1	FIL3_0	FIL2_1	FIL2_0	FIL1_1	FIL1_0	FIL0_1	FIL0_0	0101 0000	46, 230
SDFLC ⁽⁷⁾	—	—	—	DFLC4	DFLC3	DFLC2	DFLC1	DFLC0	0 0000	46, 230
RXFCON1 ⁽⁷⁾	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN	0000 0000	46, 230
RXFCON0(7)	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN	0011 1111	47, 230
				۰						r

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)										
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
RXFBCON7(7)	F15BP_3	F15BP_2	F15BP_1	F15BP_0	F14BP_3	F14BP_2	F14BP_1	F14BP_01	0000 0000	47, 230
RXFBCON6(7)	F13BP_3	F13BP_2	F13BP_1	F13BP_0	F12BP_3	F12BP_2	F12BP_1	F12BP_01	0000 0000	47, 230
RXFBCON5(7)	F11BP_3	F11BP_2	F11BP_1	F11BP_0	F10BP_3	F10BP_2	F10BP_1	F10BP_01	0000 0000	47, 230
RXFBCON4 ⁽⁷⁾	F9BP_3	F9BP_2	F9BP_1	F9BP_0	F8BP_3	F8BP_2	F8BP_1	F8BP_01	0000 0000	47, 230
RXFBCON3(7)	F7BP_3	F7BP_2	F7BP_1	F7BP_0	F6BP_3	F6BP_2	F6BP_1	F6BP_01	0000 0000	47, 230
RXFBCON2(7)	F5BP_3	F5BP_2	F5BP_1	F5BP_0	F4BP_3	F4BP_2	F4BP_1	F4BP_01	0000 0000	47, 230
RXFBCON1(7)	F3BP_3	F3BP_2	F3BP_1	F3BP_0	F2BP_3	F2BP_2	F2BP_1	F2BP_01	0000 0000	47, 230
RXFBCON0(7)	F1BP_3	F1BP_2	F1BP_1	F1BP_0	F0BP_3	F0BP_2	F0BP_1	F0BP_01	0000 0000	47, 230

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: Legend: Legend: u = unchanged, -= unimplemented, q = value depends on condition$

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

4.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- · Intermediate computational values
- · Local variables of subroutines
- · Faster context saving/switching of variables
- · Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 160 bytes in Bank 15 (SFRs) and the lower 96 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-7 indicates the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = 0), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function Registers so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's and writes will have no effect.

A MOVLB instruction has been provided in the instruction set to assist in selecting banks.


If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The Status register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to 0FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR since the 12-bit addresses are embedded into the instruction word.

Section 4.12 "Indirect Addressing, INDF and FSR Registers" provides a description of indirect addressing which allows linear addressing of the entire RAM space.

FIGURE 4-8: DIRECT ADDRESSING



4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-9 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address which is shown in Figure 4-10.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-4 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 4-4: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;
NEXT	CLRF	POSTINC0	; Clear INDF
			; register and
			; inc pointer
	BTFSS	FSROH, 1	; All done with
			; Bank1?
	BRA	NEXT	; NO, clear next
CONTINU	JE		; YES, continue

There are three Indirect Addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bits wide. To store the 12 bits of addressing information, two 8-bit registers are required. These Indirect Addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2 which are not physically implemented. Reading or writing to these registers activates indirect addressing with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads

the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1, or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1, or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the Status bits are not affected.

4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn.
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn.
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn.
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn.
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) – PLUSWn.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the Status register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.


Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a stack pointer in addition to its uses for table operations in data memory.


Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.

If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (Status bits are not affected). If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.









4.13 Status Register

The Status register, shown in Register 4-3, contains the arithmetic status of the ALU. The Status register can be the destination for any instruction as with any other register. If the Status register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the Status register as $000u \ u1uu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the Status register because these instructions do not affect the Z, C, DC, OV or N bits from the Status register. For other instructions not affecting any status bits, see Table 25-2.

Note: The C and DC bits operate as a borrow and digit borrow bit respectively, in subtraction.

REGISTER 4-3: STATUS REGISTER U-0 U-0 U-0 R/W-x

	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			—	N	OV	Z	DC	С
	bit 7							bit 0
bit 7-5	-	nented: Rea	d as '0'					
bit 4	negative (/ 1 = Result	ve bit used for sigr ALU MSB = was negativ was positive	1). ′e	c (2's comp	lement). It in	dicates whe	ther the res	ult was
bit 3	OV: Overfl	•						
	This bit is 7-bit magn 1 = Overflo	used for sign nitude which ow occurred erflow occurr	causes the s for signed a	sign bit (bit 7) to change	state.		ne
bit 2	Z: Zero bit							
		sult of an ari sult of an ari)		
bit 1	•	carry/borrow			uctions:			
	1 = A carry	F, ADDL₩, y-out from th rry-out from t	e 4th low or	der bit of the	result occu	rred		
	Note:	2's comple	<i>i</i> , the polari ment of the s vith either the	second oper	and. For rota	ate(RRF, R	.LF) instructi	•
bit 0	C: Carry/b	orrow bit						
	For ADDWF	, ADDLW,	SUBLW, and	SUBWF instru	uctions:			
		y-out from th ry-out from t						
	Note:	2's comple	<i>i</i> , the polari ment of the s <i>i</i> th either the	second oper	and. For rota	ate(RRF, R	.LF) instructi	
	Legend:]
	R = Reada	able bit	W = V	Vritable bit	U = Unir	nplemented	bit. read as	'0'

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device Reset. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- **Note 1:** It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.
 - 2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after POR).

REGISTER 4-4: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

	Dit /			bit U						
bit 7	IPEN: Interrupt Priority En	able bit								
	 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) 									
bit 6-5	Unimplemented: Read as '0'									
bit 4	RI: RESET Instruction Flag	bit								
	 1 = The RESET instruction was not executed 0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs) 									
bit 3	TO: Watchdog Time-out F	lag bit								
	1 = After power-up, CLRW.0 = A WDT time-out occur		EP instruction							
bit 2	PD: Power-down Detection	n Flag bit								
	 1 = After power-up or by t 0 = By execution of the SI 		ו							
bit 1	POR: Power-on Reset Sta	tus bit								
	1 = A Power-on Reset has0 = A Power-on Reset oct		software after a Powe	r-on Reset occurs)						
bit 0	BOR: Brown-out Reset Sta	atus bit								
	 1 = A Brown-out Reset has not occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) 									
	Legend:									
	R = Readable bit	W = Writable bit	U = Unimplemented	hit read as 'Ω'						
	- n = Value at POR	'1' = Bit is set	0' = Bit is cleared	x = Bit is unknown						

5.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation cannot be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

5.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8-bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and places it into the data RAM space. Figure 5-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 5.5 "Writing to Flash Program Memory"**. Figure 5-2 shows the operation of a table write with program memory and data RAM.


Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 5-1: TABLE READ OPERATION



PIC18F6585/8585/6680/8680

FIGURE 5-2: TABLE WRITE OPERATION



5.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

5.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit EEPGD determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit CFGS determines if the access will be to the configuration/calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers regardless of EEPGD (see Section 24.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a $\overline{\text{MCLR}}$ Reset or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR) due to Reset values of zero.

The WR control bit initiates write operations. The bit cannot be cleared, only set in software; it is cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

SISTER 5-1:	EECON1 REGISTER (ADDRESS FA6h)											
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0				
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD				
	bit 7							bit 0				
bit 7	EEPGD: F	EEPGD: Flash Program or Data EEPROM Memory Select bit										
1 = Access Flash program memory0 = Access data EEPROM memory												
bit 6	 bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access configuration registers 0 = Access Flash program or data EEPROM memory 											
bit 5	Unimplem	ented: Rea	d as '0'									
bit 4	FREE: Flas	sh Row Era	se Enable b	bit								
	(cleare		etion of era	ow addresse se operatior	ed by TBLPTR ())	on the next	WR comm	and				
bit 3	WRERR: F	WRERR: Flash Program/Data EEPROM Error Flag bit										
	(any R	•	self-timed	-	ed g in normal ope	eration)						
	Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.											
bit 2	WREN: Fla	ash Program	n/Data EEP	ROM Write	Enable bit							
		write cycles s write to the										
bit 1	WR: Write Control bit											
 1 = Initiates a data EEPROM erase/write cycle or a program memory erase of cycle. (The operation is self-timed and the bit is cleared by hardware of complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 												
bit 0	RD: Read	Control bit										
	 1 = Initiates an EEPROM read. (Read takes one cycle. RD is cleared in hardware. The RE can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Does not initiate an EEPROM read 											
	Legend:											
	R = Reada	hle hit	II – Unimi	olemented h	it, read as '0'							
	W = Writab		S = Settat		1, 1900 05 0	- n – \	/alue after e	erase				
	vv – vvillab					- 11 - V		1030				

'0' = Bit is cleared

REGI

'1' = Bit is set

x = Bit is unknown

5.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8bit data during data transfers between program memory and data RAM.

5.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the configuration bits.

The Table Pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 5-1. These operations on the TBLPTR only affect the low-order 21 bits.

5.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the table pointer determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSbs of the Table Pointer (TBLPTR<21:3>) will determine which program memory block of 8 bytes is written to. For more detail, see **Section 5.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 16 MSbs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 5-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 5-1:	TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS	
IADEL J-I.	TABLE I ONTER OF ERATIONS WITH IBLED AND IBLET INSTRUCTIONS	,

Example	Operation on Table Pointer					
TBLRD* TBLWT*	TBLPTR is not modified					
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write					
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write					
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write					

FIGURE 5-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




5.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 5-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 5-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 5-1: READING A FLASH PROGRAM MEMORY WORD

READ WORD	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	upper(CODE_ADDR) TBLPTRU high(CODE_ADDR) TBLPTRH low(CODE_ADDR_LOW) TBLPTRL	; Load TBLPTR with the base ; address of the word
KEAD_WORD	TBLRD*+ MOVF MOVWF TBLRD*+ MOVF MOVWF	TABLAT, W LSB TABLAT, W MSB	; read into TABLAT and increment ; get data ; read into TABLAT and increment ; get data

5.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer or through ICSP control can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

5.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load table pointer with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Execute a NOP.
- 9. Re-enable interrupts.

EXAMPLE 5-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	upper(CODE_ADDR) TBLPTRU high(CODE_ADDR) TBLPTRH low(CODE_ADDR) TBLPTRL	; load TBLPTR with the base ; address of the memory block
ERASE_ROW	BSF BCF BSF BSF BCF	EECON1, EEPGD EECON1, CFGS EECON1, WREN EECON1, FREE INTCON, GIE	; point to Flash program memory ; access Flash program memory ; enable write to memory ; enable Row Erase operation ; disable interrupts
Required Sequence	MOVLW MOVWF MOVLW MOVWF BSF NOP	55h EECON2 0AAh EECON2 EECON1, WR	; write 55h ; write 0AAh ; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

5.5 Writing to Flash Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.


Table writes are used internally to load the holding registers needed to program the Flash memory. There are eight holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating eight registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device for byte or word operations.

FIGURE 5-5: TABLE WRITES TO FLASH PROGRAM MEMORY



5.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load table pointer with address being erased.
- 4. Do the row erase procedure.
- 5. Load table pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 5 ms using internal timer).
- 13. Execute a NOP.
- 14. Re-enable interrupts.
- 15. Repeat steps 6-14 seven times to write 64 bytes.
- 16. Verify the memory (table read).

This procedure will require about 40 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 5-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the eight bytes in the holding register.

EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY

		D'64 COUNTER	; number of bytes in erase block
			and the her buffers
		high(BUFFER_ADDR)	; point to builer
		FSR0H	
		low(BUFFER_ADDR)	
		FSROL	
			; Load TBLPTR with the base
М		TBLPTRU	; address of the memory block
М	IOVLW	high(CODE_ADDR)	
М	IOVWF	TBLPTRH	
М	IOVLW	low(CODE_ADDR)	
М	IOVWF	TBLPTRL	
READ_BLOCK			
Т	'BLRD*+		; read into TABLAT, and inc
М	IOVF	TABLAT, W	; get data
М	IOVWF	POSTINCO	; store data
D	ECFSZ	COUNTER	; done?
В	RA	READ BLOCK	; repeat
MODIFY_WORD			
M	IOVLW	high(DATA ADDR)	; point to buffer
М	IOVWF	FSROH	
М	IOVLW	low(DATA ADDR)	
М	IOVWF	FSROL	
М	IOVLW	low(NEW DATA)	; update buffer word
		POSTINCO	· •
		high(NEW DATA)	
		INDF0	
	=		

EXAIVIFEE 5-5.			
ERASE BLOCK			
_	MOVLW	upper(CODE ADDR)	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	high(CODE ADDR)	, 1
	MOVWF	TBLPTRH	
	MOVLW	low(CODE ADDR)	
		—	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
	MOVWF	EECON2	; write 55H
Required	MOVLW	0AAh	
Sequence	MOVWF	EECON2	; write AAH
-	BSF	EECON1, WR	; start erase (CPU stall)
	NOP		
	BSF	INTCON, GIE	; re-enable interrupts
	TBLRD*-	,	; dummy read decrement
WRITE BUFFER E			,
WRITE_BOITER_I	MOVLW	8	; number of write buffer groups of 8 bytes
	MOVUW		, number of write burrer groups of a bytes
		COUNTER_HI	noint to huffon
	MOVLW	high(BUFFER_ADDR)	; point to buffer
	MOVWF	FSR0H	
	MOVLW	low(BUFFER_ADDR)	
	MOVWF	FSROL	
PROGRAM_LOOP			
	MOVLW	8	; number of bytes in holding register
	MOVWF	COUNTER	
WRITE_WORD_TO_	HREGS		
	MOVFW	POSTINCO, W	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFSZ	COUNTER	; loop until buffers are full
	BRA	WRITE_WORD_TO_HREGS	
PROGRAM MEMORY	ζ.		
_	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	, aroabie incertaped
		EECON2	; write 55h
Required	MOVWF		, WIICE 3311
	MOVLW	0AAh	
Sequence	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start program (CPU stall)
	NOP		
	BSF	INTCON, GIE	; re-enable interrupts
	DECFSZ	COUNTER_HI	; loop until done
	BRA	PROGRAM_LOOP	
	BCF	EECON1, WREN	; disable write to memory

EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

5.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

5.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. The WRERR <u>bit is</u> set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

5.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 24.0** "**Special Features of the CPU**" for more detail.

5.6 Flash Program Operation During Code Protection

See **Section 24.0 "Special Features of the CPU"** for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TBLPTRU	—	_	bit 21	Program (TBLPTR	Memory Tal <20:16>)		00 0000	00 0000		
TBPLTRH	Program N	lemory Table	e Pointer H	ligh Byte (TBLPTR<1	5:8>)			0000 0000	0000 0000
TBLPTRL	Program N	lemory Table	Pointer H	ligh Byte (TBLPTR<7:	0>)			0000 0000	0000 0000
TABLAT	Program N	lemory Table	e Latch						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 0000	0000 0000
EECON2	EEPROM	Control Regi	ster 2 (not	a physica	l register)				—	—
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	—	CMIP	_	EEIP	BCLIP	-1-1 1111	-1-1 1111			
PIR2	—	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	-0-0 0000
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	-0-0 0000

TABLE 5-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

6.0 EXTERNAL MEMORY INTERFACE

Note:	The external memory interface is not	t					
	implemented on PIC18F6X8X (64/68-pin						
	devices.						

The external memory interface is a feature of the PIC18F8X8X devices that allows the controller to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program memory.

The physical implementation of the interface uses 27 pins. These pins are reserved for external address/ data bus functions; they are multiplexed with I/O port pins on four ports. Three I/O ports are multiplexed with the address/data bus, while the fourth port is multiplexed with the bus control signals. The I/O port functions are enabled when the EBDIS bit in the MEMCON register is set (see Register 6-1). A list of the multiplexed pins and their functions is provided in Table 6-1.

As implemented in the PIC18F8X8X devices, the interface operates in a similar manner to the external memory interface introduced on PIC18C601/801 microcontrollers. The most notable difference is that the interface on PIC18F8X8X devices only operates in 16-bit modes. The 8-bit mode is not supported.

For a more complete discussion of the operating modes that use the external memory interface, refer to Section 4.1.1 "PIC18F8X8X Program Memory Modes".

6.1 Program Memory Modes and the External Memory Interface

As previously noted, PIC18F8X8X controllers are capable of operating in any one of four program memory modes using combinations of on-chip and external program memory. The functions of the multiplexed port pins depend on the program memory mode selected as well as the setting of the EBDIS bit.

In **Microprocessor Mode**, the external bus is always active and the port pins have only the external bus function.

In **Microcontroller Mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted.

In **Microprocessor with Boot Block** or **Extended Microcontroller Mode**, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing table read/table write operations on the external program memory space, the pins will have the external bus function. If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.

PIC18F6585/8585/6680/8680

REGISTER 6-1: MEMCON REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EBDIS ⁽¹⁾	-	WAIT1	WAIT0	—	—	WM1	WM0
bit 7							bit 0

bit 7 **EBDIS**: External Bus Disable bit⁽¹⁾

 $\ensuremath{\mathtt{l}}$ = External system bus disabled, all external bus drivers are mapped as I/O ports

 $\scriptscriptstyle 0$ = External system bus enabled and I/O ports are disabled

Note 1: This bit is ignored when device is accessing external memory either to fetch an instruction or perform TBLRD/TBLWT.

bit 6 Unimplemented: Read as '0'

bit 5-4 WAIT<1:0>: Table Reads and Writes Bus Cycle Wait Count bits

- 11 = Table reads and writes will wait 0 TCY
- 10 = Table reads and writes will wait 1 TCY
- Ol=Table reads and writes will wait 2 TcY
- 00 = Table reads and writes will wait 3 TCY

bit 3-2 Unimplemented: Read as '0'

bit 1-0 WM<1:0>: TBLWT Operation with 16-bit Bus bits

- 1x = Word Write mode: LSB and MSB word output, \overline{WRH} active when MSB written
- 01 = Byte Select mode: TABLAT data copied on both MS and LS Byte, \overline{WRH} and $(\overline{UB} \text{ or } \overline{LB})$ will activate
- 00 = Byte Write mode: TABLAT data copied on both MS and LS Byte, WRH or WRL will activate

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

Note: The MEMCON register is held in Reset in Microcontroller mode.

If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports. When the device is executing out of internal memory (with EBDIS = 0) in Microprocessor with Boot Block mode or Extended Microcontroller mode, the control signals will be in inactive. They will go to a state where the AD<15:0>, A<19:16> are tri-state; the \overline{OE} , WRH, WRL, UB and LB signals are '1'; and ALE and BA0 are '0'.

Name	Port	Bit	Function		
RD0/AD0	PORTD	bit 0	Input/Output or System Bus Address bit 0 or Data bit 0		
RD1/AD1	PORTD	bit 1	Input/Output or System Bus Address bit 1 or Data bit 1		
RD2/AD2	PORTD	bit 2	Input/Output or System Bus Address bit 2 or Data bit 2		
RD3/AD3	PORTD	bit 3	Input/Output or System Bus Address bit 3 or Data bit 3		
RD4/AD4	PORTD	bit 4	Input/Output or System Bus Address bit 4 or Data bit 4		
RD5/AD5	PORTD	bit 5	Input/Output or System Bus Address bit 5 or Data bit 5		
RD6/AD6	PORTD	bit 6	Input/Output or System Bus Address bit 6 or Data bit 6		
RD7/AD7	PORTD	bit 7	Input/Output or System Bus Address bit 7 or Data bit 7		
RE0/AD8	PORTE	bit 0	Input/Output or System Bus Address bit 8 or Data bit 8		
RE1/AD9	PORTE	bit 1	Input/Output or System Bus Address bit 9 or Data bit 9		
RE2/AD10	PORTE	bit 2	Input/Output or System Bus Address bit 10 or Data bit 10		
RE3/AD11	PORTE	bit 3	Input/Output or System Bus Address bit 11 or Data bit 11		
RE4/AD12	PORTE	bit 4	Input/Output or System Bus Address bit 12 or Data bit 12		
RE5/AD13	PORTE	bit 5	Input/Output or System Bus Address bit 13 or Data bit 13		
RE6/AD14	PORTE	bit 6	Input/Output or System Bus Address bit 14 or Data bit 14		
RE7/AD15	PORTE	bit 7	Input/Output or System Bus Address bit 15 or Data bit 15		
RH0/A16	PORTH	bit 0	Input/Output or System Bus Address bit 16		
RH1/A17	PORTH	bit 1	Input/Output or System Bus Address bit 17		
RH2/A18	PORTH	bit 2	Input/Output or System Bus Address bit 18		
RH3/A19	PORTH	bit 3	Input/Output or System Bus Address bit 19		
RJ0/ALE	PORTJ	bit 0	Input/Output or System Bus Address Latch Enable (ALE) Control pin		
RJ1/OE	PORTJ	bit 1	Input/Output or System Bus Output Enable (OE) Control pin		
RJ2/WRL	PORTJ	bit 2	Input/Output or System Bus Write Low (WRL) Control pin		
RJ3/WRH	PORTJ	bit 3	Input/Output or System Bus Write High (WRH) Control pin		
RJ4/BA0	PORTJ	bit 4	Input/Output or System Bus Byte Address bit 0		
RJ5/CE	PORTJ	bit 5	Input/Output or Chip Enable		
RJ6/LB	PORTJ	bit 6	Input/Output or System Bus Lower Byte Enable (LB) Control pin		
RJ7/UB	PORTJ	bit 7	Input/Output or System Bus Upper Byte Enable (UB) Control pin		

TABLE 6-1: PIC18F8X8X EXTERNAL BUS – I/O PORT FUNCTIONS

6.2 16-bit Mode

The external memory interface implemented in PIC18F8X8X devices operates only in 16-bit mode. The mode selection is not software configurable but is programmed via the configuration bits.

The WM<1:0> bits in the MEMCON register determine three types of connections in 16-bit mode. They are referred to as:

- 16-bit Byte Write
- 16-bit Word Write
- 16-bit Byte Select

These three different configurations allow the designer maximum flexibility in using 8-bit and 16-bit memory devices.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the Address bits (A<15:0>) are available on the external memory interface bus. Following the address latch, the Output Enable signal (\overline{OE}) will enable both bytes of program memory at once to form a 16-bit instruction word.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line, and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

6.2.1 16-BIT BYTE WRITE MODE

Figure 6-1 shows an example of 16-bit Byte Write mode for PIC18F8X8X devices.




FIGURE 6-1: 16-BIT BYTE WRITE MODE EXAMPLE

6.2.2 16-BIT WORD WRITE MODE

Figure 6-2 shows an example of 16-bit Word Write mode for PIC18F8X8X devices.




FIGURE 6-2: 16-BIT WORD WRITE MODE EXAMPLE

PIC18F6585/8585/6680/8680

6.2.3 16-BIT BYTE SELECT MODE

Figure 6-3 shows an example of 16-bit Byte Select mode for PIC18F8X8X devices.





FIGURE 6-3: 16-BIT BYTE SELECT MODE EXAMPLE

6.2.4 16-BIT MODE TIMING

Figure 6-4 shows the 16-bit mode external bus timing for PIC18F8X8X devices.



NOTES:

7.0 DATA EEPROM MEMORY

The data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are five SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 1024 bytes of data EEPROM with an address range from 0h to 3FFh.

The EEPROM data memory is rated for high erase/ write cycles. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip to chip. Please refer to parameter D122 (Electrical Characteristics, **Section 27.0 "Electrical Characteristics"**) for exact limits.

7.1 EEADRH:EEADR

The address register pair, EEADRH:EEADR, can address up to a maximum of 1024 bytes of data EEPROM.

7.2 EECON1 and EECON2 Registers

EECON1 is the control register for EEPROM memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR) due to the Reset condition forcing the contents of the registers to zero.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

PIC18F6585/8585/6680/8680

REGISTER 7-1:	GISTER 7-1: EECON1 REGISTER (ADDRESS FA6h)											
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0				
	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD				
	bit 7							bit 0				
bit 7	EEPGD: Flash Program or Data EEPROM Memory Select bit											
	 1 = Access Flash program memory 0 = Access data EEPROM memory 											
bit 6	CFGS: Flash Program/Data EE or Configuration Select bit 1 = Access configuration or calibration registers 0 = Access Flash program or data EEPROM memory											
bit 5	Unimpleme	ented: Read	d as '0'									
bit 4	FREE: Flas											
	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only 											
bit 3	WRERR: F	lash Progra	m/Data EE I	Error Flag bi	t							
	 A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition. 											
bit 2	bit 2 WREN: Flash Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM											
bit 1 WR: Write Control bit												
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycl (The operation is self-timed and the bit is cleared by hardware once write is complete. Th WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 											
bit 0	RD: Read Control bit											
	 1 = Initiates an EEPROM read. (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Does not initiate an EEPROM read 											
	Legend:											
	R = Readat	ole bit	U = Unim	plemented b	it, read as '0	,						
	W = Writabl	le bit	S = Settal	-			= Value after	r erase				

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>), clear the CFGS control bit

EXAMPLE 7-1: DATA EEPROM READ

(EECON1<6>) and then set control bit, RD (EECON1<0>). The data is available for the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

MOVLW	DATA_EE_ADR_HI	i
MOVWF	EEADRH	;
MOVLW	DATA_EE_ADDR_LOW	;
MOVWF	EEADR	; Data Memory Address to read
BCF	EECON1, EEPGD	; Point to DATA memory
BCF	EECON1, CFGS	; Access program Flash or Data EEPROM memory
BSF	EECON1, RD	; EEPROM Read
MOVF	EEDATA, W	; W = EEDATA

7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. Then the sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADRH:EEADR and EDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

	MOVLW MOVWF MOVLW MOVLW MOVLW BCF BCF BSF	,	; Access program Flash or Data EEPROM memory
Required Sequence	BSF BCF MOVLW MOVWF	EECON1, WREN INTCON, GIE 55h EECON2	; Enable writes ; Disable interrupts ; ; Write 55h
	MOVLW MOVWF BSF BSF	0AAh EECON2 EECON1, WR INTCON, GIE	; ; Write OAAh ; Set WR bit to begin write ; Enable interrupts
	• • BCF	EECON1, WREN	; user code execution ; Disable writes on write complete (EEIF set)

EXAMPLE 7-2: DATA EEPROM WRITE

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

7.7 Operation During Code-Protect

Data EEPROM memory has its own code-protect mechanism. External read and write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself can both read and write to the internal data EEPROM regardless of the state of the code-protect configuration bit. Refer to **Section 24.0 "Special Features of the CPU"** for additional information.

7.8 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

	LL I = 0.		
	CLRF	EEADRH	;
	CLRF	EEADR	; Start at address 0
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	i
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	Loop	; Not zero, do it again
	INCFS2	EEADRH, F	;
	BRA	Loop	;
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
EEADRH	—	_	_		—	_	EE Addr	High	00	00
EEADR	EEPROM Address Register								0000 0000	0000 0000
EEDATA	EEPROM Data Register								0000 0000	0000 0000
EECON2	EEPROM Control Register 2 (not a physical register)							—	_	
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	1 1111
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	0 0000
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	0 0000

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

 $\label{eq:legend: constraint} \begin{array}{ll} \mbox{Legend:} & x = \mbox{unknown}, \ u = \mbox{unchanged}, \ r = \mbox{reserved}, \ - = \mbox{unimplemented}, \ read \ as `0'. \\ & \mbox{Shaded cells are not used during Flash/EEPROM access.} \end{array}$

NOTES:

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18F6585/8585/6680/8680 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored in the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between enhanced devices using the single-cycle hardware multiply and performing the same function without the hardware multiply.

8.2 Operation

Example 8-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	;					
MULWF	ARG2		;	ARG1	*	ARG2	->	
			;	PRODE	I:1	PRODL		

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

				-	
ſ	MOVF	ARG1,	W	;	
	MULWF	ARG2		;	ARG1 * ARG2 ->
				;	PRODH: PRODL
	BTFSC	ARG2,	SB	;	Test Sign Bit
	SUBWF	PRODH		;	PRODH = PRODH
				;	- ARG1
	MOVF	ARG2,	W	;	
	BTFSC	ARG1,	SB	;	Test Sign Bit
	SUBWF	PRODH		;	PRODH = PRODH
				;	- ARG2

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
9 x 9 uppigpod	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
9 x 9 signad	Without hardware multiply	33	91	9.1 μs	36.4 µs	91 µs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 x 16 unsigned	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 μs	
16 x 16 unsigned	Hardware multiply	24	24	2.4 μs	9.6 µs	24 μs	
16 v 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	36	36	3.6 μs	14.4 μs	36 µs	

TABLE 8-1: PERFORMANCE COMPARISON

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	(ARG1H • ARG2H • 216) +
		$(ARG1H \bullet ARG2L \bullet 28) +$
		$(ARG1L \bullet ARG2H \bullet 28) +$
		(ARG1L • ARG2L)

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L,	W		
	MULWF	ARG2L		;	ARG1L * ARG2L ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES1	;	
	MOVFF	PRODL,	RES0	;	
;					
	MOVF	ARG1H,	W		
	MULWF	ARG2H		;	ARG1H * ARG2H ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES3	;	
	MOVFF	PRODL,	RES2	;	
;					
-	MOVF	ARG1L,	W		
	MULWF	-		;	ARG1L * ARG2H ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	-			Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2		;	-
	CLRF	WREG		;	
	ADDWFC	RES3		;	
;					
-	MOVF	ARG1H,	W	;	
	MULWF	ARG2L		;	ARG1H * ARG2L ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF				Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2		;	-
	CLRF	WREG		;	
	ADDWFC	RES3		;	

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs' Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

- = ARG1H:ARG1L ARG2H:ARG2L
- = (ARG1H ARG2H 216) + (ARG1H • ARG2L • 28) + (ARG1L • ARG2H • 28) + (ARG1L • ARG2L) + (-1 • ARG2H<7> • ARG1H:ARG1L • 216) + (-1 • ARG1H<7> • ARG2H:ARG2L • 216)

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

[MOLTE	30011	1.7		
	MOVF	-	W		
	MULWF	ARG2L			ARG1L * ARG2L ->
				;	PRODH: PRODL
	MOVFF	PRODH,		;	
	MOVFF	PRODL,	RES0	;	
;					
	MOVF	ARG1H,	W		
	MULWF	ARG2H		;	ARG1H * ARG2H ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES3	;	
	MOVFF	PRODL,			
;		. ,		'	
'	MOVF	ARG11.	W		
	MULWF	ARG2H			ARG1L * ARG2H ->
	MOLWF	AKGZH			
	MOUTE	DDODI	1.1		PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF				Add cross
		PRODH,	W	;	products
	ADDWFC			;	
		WREG		;	
	ADDWFC	RES3		;	
;					
	MOVF	ARG1H,	W	;	
	MULWF	ARG2L		;	ARG1H * ARG2L ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	-			Add cross
		PRODH,	W		products
	ADDWFC			;	F
		WREG		;	
	ADDWFC				
	ADDWIC	KE00		;	
;	DWEGG	ADCOLL	7		ADCOLLADCOL DOCO
					ARG2H:ARG2L neg?
	BRA	SIGN_A			no, check ARG1
		ARG1L,	W	;	
	SUBWF	RES2		;	
		ARG1H,	Ŵ	;	
	SUBWFB	RES3			
;					
SIG	N_ARG1				
	BTFSS	ARG1H,	7	;	ARG1H:ARG1L neg?
	BRA	CONT_C	ODE	;	no, done
	MOVF	ARG2L,	W	;	
	SUBWF	RES2		;	
	MOVF	ARG2H,	W	;	
	SUBWFB	RES3			
;					
CONT	I CODE				
	:				
L					

9.0 INTERRUPTS

The PIC18F6585/8585/6680/8680 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high or a low priority level. The high priority interrupt vector is at 000008h while the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are thirteen registers which are used to control interrupt operation. They are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source (except INT0) has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.


When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one- or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.





9.1 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Mater	Intermed flags bits and a study and an intermed
Note:	Interrupt flag bits are set when an interrupt
	condition occurs regardless of the state of
	its corresponding enable bit or the global
	enable bit. User software should ensure
	the appropriate interrupt flag bits are clear
	prior to enabling an interrupt. This feature
	allows for software polling.

REGISTER 9-1: INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x			
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF			
bit 7 bit 0										

bit 7	GIE/GIEH	: Global Interrupt Enable bit
	When IPE	N (RCON<7>) = 0:
		es all unmasked interrupts
	0 = Disabl	les all interrupts
	When IPE	N (RCON<7>) = 1:
		es all high priority interrupts
	0 = Disabl	les all interrupts
bit 6	PEIE/GIE	L: Peripheral Interrupt Enable bit
		<u>N (RCON<7>) = 0:</u>
		es all unmasked peripheral interrupts
		les all peripheral interrupts
		N(RCON < 7 >) = 1
		es all low priority peripheral interrupts les all low priority peripheral interrupts
bit 5		TMR0 Overflow Interrupt Enable bit
bit 0		es the TMR0 overflow interrupt
		les the TMR0 overflow interrupt
bit 4	INTOIE: IN	IT0 External Interrupt Enable bit
	1 = Enable	es the INT0 external interrupt
	0 = Disabl	les the INT0 external interrupt
bit 3	RBIE: RB	Port Change Interrupt Enable bit
		es the RB port change interrupt
	0 = Disabl	les the RB port change interrupt
bit 2	TMR0IF:	TMR0 Overflow Interrupt Flag bit
		register has overflowed (must be cleared in software)
	0 = TMR0	register did not overflow
bit 1		IT0 External Interrupt Flag bit
		TO external interrupt occurred (must be cleared in software)
	0 = The IN	NTO external interrupt did not occur
bit 0		Port Change Interrupt Flag bit
		st one of the RB7:RB4 pins changed state (must be cleared in software)
	0 = None	of the RB7:RB4 pins have changed state
	Note:	A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

INTCON'S DECISTED **REGISTER 9-2:**

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RB
bit 7							
RBPU: P	ORTB Pull-up	Enable bit					
	ORTB pull-up						
	TB pull-ups a		•	port latch val	ues		
	: External Int		e Select bit				
	upt on rising upt on falling	•					
INTEDG1	: External Int	errupt 1 Edg	e Select bit				
	upt on rising	•					
	upt on falling	•					
	: External Int		e Select bit				
	upt on rising	0					
	upt on falling	•					
	: External Int		e Select bit				
	upt on rising						
	upt on falling		Driarity hit				
1 = High	TMR0 Overfl	Jw mienupi					
1 = Hight0 = Low							
	NT3 External	Interrupt Pri	ority bit				
1 = High							
0 = Low							
RBIP: RB	Port Change	e Interrupt Pr	iority bit				
1 = High	• •						
0 = Low	oriority						

Logona.						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-3: INTCON3 REGISTER

	• • • • • • • • •	-					
R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
bit 7							bit 0

bit 7 INT2IP: INT2 External Interrupt Priority bit

1 = High priority

0 = Low priority

- bit 6 INT1IP: INT1 External Interrupt Priority bit
 - 1 = High priority

0 = Low priority

bit 5 INT3IE: INT3 External Interrupt Enable bit

- 1 = Enables the INT3 external interrupt
- 0 = Disables the INT3 external interrupt
- bit 4 INT2IE: INT2 External Interrupt Enable bit
 - 1 = Enables the INT2 external interrupt
 - 0 = Disables the INT2 external interrupt
- bit 3 INT1IE: INT1 External Interrupt Enable bit
 - 1 = Enables the INT1 external interrupt
 - 0 = Disables the INT1 external interrupt
- bit 2 INT3IF: INT3 External Interrupt Flag bit
 - 1 = The INT3 external interrupt occurred (must be cleared in software)
 - 0 = The INT3 external interrupt did not occur
- bit 1 INT2IF: INT2 External Interrupt Flag bit
 - 1 = The INT2 external interrupt occurred (must be cleared in software)
 - 0 = The INT2 external interrupt did not occur
- bit 0 INT1IF: INT1 External Interrupt Flag bit
 - 1 = The INT1 external interrupt occurred (must be cleared in software)
 - 0 = The INT1 external interrupt did not occur

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note:	Interrupt flag bits are set when an interrupt condition occurs regardless of the state
	of its corresponding enable bit or the global enable bit. User software should ensure
	the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature
	allows for software polling.

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Flag registers (PIR1, PIR2 and PIR3).

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7	PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit ⁽¹⁾
	 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred
bit 6	ADIF: A/D Converter Interrupt Flag bit
	 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete
bit 5	RCIF: USART Receive Interrupt Flag bit
	 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The USART receive buffer is empty
bit 4	TXIF: USART Transmit Interrupt Flag bit
	 1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The USART transmit buffer is full
bit 3	SSPIF: Master Synchronous Serial Port Interrupt Flag bit
	1 = The transmission/reception is complete (must be cleared in software)0 = Waiting to transmit/receive
bit 2	CCP1IF: Enhanced CCP1 Interrupt Flag bit Capture mode:
	1 = A TMR1 register capture occurred (must be cleared in software)0 = No TMR1 register capture occurred
	Compare mode:
	 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
	<u>PWM mode:</u> Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	1 = TMR2 to PR2 match occurred (must be cleared in software)0 = No TMR2 to PR2 match occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	1 = TMR1 register overflowed (must be cleared in software)0 = TMR1 register did not overflow
	Note 1: Available in Microcontroller mode only.

Legend:			
R = Readable b	oit W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at P	OR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

IER 9-5:	PIR2: PER	IPHERAL	INTERRU	PT REQU	SI (FLAG) REGIST	ER 2			
	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF		
	bit 7							bit 0		
bit 7	Unimplem	ented: Read	d as '0'							
bit 6	CMIF: Com	parator Inte	rrupt Flag b	it						
			put has cha put has not		be cleared ir	n software)				
bit 5	Unimplem	ented: Read	d as '0'							
bit 4	EEIF: Data	EEPROM/F	lash Write	Operation In	terrupt Flag	bit				
					cleared in so s not been st					
bit 3	BCLIF: Bus	s Collision Ir	nterrupt Flag	bit						
	was tra		nust be clea		odule (config are)	ured in I ² C	Master mode	e)		
bit 2	LVDIF: Low-Voltage Detect Interrupt Flag bit									
	1 = A low-	voltage cond	dition occurr	ed (must be	cleared in s ige Detect tri					
bit 1	TMR3IF: T	MR3 Overflo	w Interrupt	Flag bit						
			rflowed (mu not overflow		d in software	e)				
bit 0	CCP2IF: C	CP2 Interrup	ot Flag bit							
		1 or TMR3	register cap 3 register ca		d (must be c ed	cleared in so	oftware)			
	<u>Compare mode:</u> 1 = A TMR1 or TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1 or TMR3 register compare match occurred									
	<u>PWM mode</u> Unused in t									
	Legend:									
	R = Reada	ble bit	W = Wi	ritable bit	U = Unir	nplemented	bit, read as	'0'		
								-		

'1' = Bit is set

'0' = Bit is cleared

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

- n = Value at POR

x = Bit is unknown

TER 9-6:	PIR3: PI				QUEST (FL/	AG) REGIS	TER 3						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	IRXIF	WAKIF	ERRIF	TXB2IF/ TXBnIF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXB1IF/ RXBnIF	RXB0IF/ FIFOWMIF					
	bit 7							bit 0					
bit 7	IRXIF: CAN Invalid Received Message Interrupt Flag bit 1 = An invalid message has occurred on the CAN bus 0 = No invalid message on CAN bus												
bit 6	WAKIF: CAN bus Activity Wake-up Interrupt Flag bit 1 = Activity on CAN bus has occurred 0 = No activity on CAN bus												
bit 5	ERRIF: C	AN bus Erro	or Interrupt	Flag bit									
	1 = An error has occurred in the CAN module (multiple sources) 0 = No CAN module errors												
bit 4		<u>N is in Mode</u> CAN Transn		Interrupt Fla	ıg bit								
	0 = Trans <u>When CA</u>	mit Buffer 2 N is in Mode	2 has not co <u>e 1 or 2:</u>		nission of a m nsmission of pit		may be relc	aded					
	1 = One reload	or more tra	ansmit buff or BIE0<7:	ers has cor 2> must be	npleted trans	smission of a	a message	and may be					
bit 3		-		Interrupt Fla	ng bit ⁽¹⁾								
	1 = Trans	mit Buffer 1	has comple	eted transmi	ission of a monsmission of a		nay be relo	aded					
bit 2	TXB0IF: (CAN Transn	nit Buffer 0	Interrupt Fla	ng bit ⁽¹⁾								
					ission of a me		nay be reloa	aded					
bit 1		<u>N is in Mode</u> CAN Receiv		nterrupt Fla	g bit								
				ed a new me eived a new	•								
		<u>N is in Mode</u> CAN Receiv		terrupt Flag	bit								
				has receive ed a new me	d a new mes essage	sage							
bit 0		<u>N is in Mode</u> CAN Receiv		nterrupt Fla	g bit ⁽¹⁾								
		RXB0IF: CAN Receive Buffer 0 Interrupt Flag bit ⁽¹⁾ . = Receive Buffer 0 has received a new message 0 = Receive Buffer 0 has not received a new message											
	When CAN is in Mode 1:												
	•	nented: Re											
		<u>N is in Mode</u> F: FIFO Wa		errupt Flag	hit								
	1 = FIFO	high watern	nark is reac	hed									
	Legend:	-											
	R = Read	lable bit	VV =	Writable bit	U = U	nimplemente	d bit, read a	as '0'					
	- n = Valu	e at POR	'1' =	Bit is set		it is cleared		is unknown					
	·												

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2 and PIE3). When the IPEN bit (RCON<7>) is '0', the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-7:	PIE1: PER	IPHERAL	INTERRU	PT ENABL	E REGIST	ER 1		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit 7		•	•				bit 0
bit 7				/rite Interrup	t Enable bit	(1)		
			ead/write int	-				
	0 = Disable	s the PSP r	ead/write in	terrupt				
	Note 1:	Available ir	n Microcontr	oller mode c	only.			
bit 6	ADIE: A/D	Converter Ir	nterrupt Ena	ble bit				
		s the A/D in						
		es the A/D in	•					
bit 5			Interrupt E					
			T receive in	•				
			RT receive in	•				
bit 4			t Interrupt E					
			T transmit ir RT transmit i	•				
bit 3				l Port Interru	Int Enable b	it		
bit 5		s the MSSP		IT OIL IIILEILL		n.		
		s the MSSF						
bit 2			P1 Interrup	t Enable bit				
	1 = Enable:	s the CCP1	interrupt .					
	0 = Disable	s the CCP1	interrupt					
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	rrupt Enable	bit			
	1 = Enables	s the TMR2	to PR2 mat	ch interrupt				
	0 = Disable	s the TMR2	to PR2 ma	tch interrupt				
bit 0	TMR1IE: T	MR1 Overflo	ow Interrupt	Enable bit				
			overflow int					
	0 = Disable	s the TMR1	overflow in	terrupt				
	Legend:]
	R = Reada	hla hit	۱۸/ – ۱۸	/ritable bit	– Inim	nlamented	bit, read as '	۰ <u>∩</u>
			vv = vv		0 - 01111	plementeu	on, icau as	0

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

- n = Value at POR

TER 9-8:	PIE2: PER	IPHERAL	INTERRUI	PIENABL	E REGIST	ER 2		
	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE
	bit 7							bit 0
bit 7	Unimplem	ented: Read	l as '0'					
bit 6	CMIE: Com	parator Inte	rrupt Enable	e bit				
		s the compa s the compa						
bit 5	Unimplem	ented: Read	l as '0'					
bit 4	EEIE: Data	EEPROM/F	lash Write	Operation In	terrupt Enat	ole bit		
		s the write o s the write o						
bit 3	BCLIE: Bus	s Collision Ir	iterrupt Ena	ble bit				
		s the bus co s the bus co		•				
bit 2	LVDIE: Low	v-Voltage De	etect Interru	pt Enable bit	t			
		s the Low-Ve s the Low-V						
bit 1	TMR3IE: T	MR3 Overflo	w Interrupt	Enable bit				
		s the TMR3 s the TMR3		•				
bit 0	CCP2IE: C	CP2 Interrup	ot Enable bi	t				
		s the CCP2 s the CCP2						
	Legend:							
	R = Readal	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	ʻ0'

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IRXIE	WAKIE	ERRIE	TXB2IE/ TXBnIE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXB1IE/ RXBnIE	RXB0IE/ FIFOWMIE				
bit 7							bit 0				
			essage Inte	-	bit						
	 1 = Enable invalid message received interrupt 0 = Disable invalid message received interrupt 										
WAKIE: CAN bus Activity Wake-up Interrupt Enable bit											
	 1 = Enable bus activity wake-up interrupt 0 = Disable bus activity wake-up interrupt 										
	ERRIE: CAN bus Error Interrupt Enable bit										
	e CAN bus le CAN bus		•								
	N is in Mod		lapt								
			Interrupt Er	nable bit							
	e Transmit Ie Transmit										
-	<u>N is in Mod</u>		_								
			nterrupts En		a anablad by						
	e transmit t le all transn		upt; individu terrupts	ai interrupt i	s enabled by	Y IXBLE and	IBIEU				
			Interrupt Er	nable bit ⁽¹⁾							
1 = Enabl	e Transmit le Transmit	Buffer 1 int	errupt								
TXB0IE: (CAN Transr	nit Buffer 0	Interrupt Er	nable bit ⁽¹⁾							
	e Transmit le Transmit										
_	<u>N is in Mod</u> CAN Recei [,]		Interrupt En	able bit							
	e Receive E										
	le Receive N is in Mod		errupt								
			nterrupts Ena	able bit							
1 = Enabl		uffer interru	upt; individua		enabled by	BIE0					
	N is in Mod		Interrupt En	able bit							
	e Receive E		-								
0 = Disab	le Receive	Buffer 0 int	•								
	N is in Mod										
-	nented: Re										
	N is in Mod		iterrupt Enat	ole bit							
1 = Enabl	e FIFO wat le FIFO wat	ermark inte	errupt								
			2, this bit is	forced to '0'							
Legend:											
R = Read	able bit	W =	Writable bi	t U = Ui	nimplemente	ed bit, read a	as '0'				
- n = Valu	e at POR	'1' =	= Bit is set		it is cleared		s unknown				

REGISTER 9-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2 and IPR3). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-10:	IPR1: PER	IPHERAL	INTERRU	PT PRIOR	ITY REGIS	TER 1		
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
	bit 7							bit 0
bit 7	1 = High pri 0 = Low prie	PSPIP: Parallel Slave Port Read/Write Interrupt Priority bit ⁽¹⁾ 1 = High priority 0 = Low priority						
				oller mode o	only.			
bit 6	ADIP: A/D (nterrupt Prio	rity bit				
	1 = High pri 0 = Low prie	•						
bit 5	RCIP : USA 1 = High pri 0 = Low prio	ority	Interrupt P	riority bit				
bit 4	TXIP: USA	RT Transmi	t Interrupt P	riority bit				
	1 = High pri 0 = Low prie							
bit 3	SSPIP: Mas 1 = High pri 0 = Low prio	ority	onous Seria	l Port Interru	ıpt Priority b	it		
bit 2	CCP1IP: CO	- CP1 Interru	ot Priority bi	t				
	1 = High pri 0 = Low prie							
bit 1	TMR2IP: T	MR2 to PR2	Match Inte	rrupt Priority	' bit			
	1 = High pri 0 = Low prie	•						
bit 0	TMR1IP: TM	MR1 Overflo	ow Interrupt	Priority bit				
	1 = High pri	•						
	0 = Low prie	ority						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

U-0	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-
—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2
bit 7							b
Unimplem	ented: Read	l as '0'					
-	nparator Inte		v bit				
1 = High pi	•	nupti nom	y bit				
0 = Low pr	,						
Unimplem	ented: Read	d as '0'					
•	EEPROM/F		Operation In	terrupt Prior	ity bit		
1 = High p					,		
0 = Low pr	,						
BCLIP: Bu	s Collision Ir	nterrupt Prio	rity bit				
1 = High pi	riority						
0 = Low pr	iority						
LVDIP: Lov	v-Voltage De	etect Interru	pt Priority bit	t			
1 = High p	-						
0 = Low pr	•						
	MR3 Overflo	w Interrupt	Priority bit				
1 = High pi	•						
0 = Low pr	•	t Duiouituu bi					
	CP2 Interrup	ot Priority di	[
1 = High p 0 = Low pr	-						
0 – Low pr	lonty						
Legend:							
R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'
- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown

REGISTER 9-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

bit bit

bit bit

bit

bit

bit

bit

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	IRXIP	WAKIP	ERRIP	TXB2IP/ TXBnIP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXB1IP/ RXBnIP	RXB0IP/ FIFOWMIP				
	bit 7							bit 0				
7			Received M	essage Inte	rrupt Priority	bit						
	1 = High µ 0 = Low p											
6	WAKIP: (CAN bus Ac	tivity Wake	e-up Interrup	t Priority bit							
	1 = High µ 0 = Low p											
5	ERRIP: C	AN bus Err	or Interrup	t Priority bit								
	1 = High µ 0 = Low p	-										
4		<u>N is in Mod</u> CAN Transı		2 Interrupt Pi	riority bit							
	TXB2IP: CAN Transmit Buffer 2 Interrupt Priority bit 1 = High priority 0 = Low priority											
	 0 = Low priority <u>When CAN is in Mode 1 or 2:</u> TXBnIP: CAN Transmit Buffer Interrupt Priority bit 											
	1 = High p	oriority	nit Buner I	nterrupt Pric	ority dit							
-	0 = Low p	•			(1)							
3	TXB1IP: CAN Transmit Buffer 1 Interrupt Priority bit ⁽¹⁾											
	1 = High µ 0 = Low p	-										
2	TXB0IP: CAN Transmit Buffer 0 Interrupt Priority bit ⁽¹⁾											
	1 = High µ 0 = Low p											
1	<u>When CAN is in Mode 0:</u> RXB1IP: CAN Receive Buffer 1 Interrupt Priority bit											
	1 = High priority											
	0 = Low priority <u>When CAN is in Mode 1 or 2:</u>											
				nterrupts Pri	ority bit							
	1 = High µ 0 = Low p	oriority		·	,							
0	When CAN is in Mode 0:											
	RXB0IP: CAN Receive Buffer 0 Interrupt Priority bit 1 = High priority											
	0 = Low priority											
	When CAN is in Mode 1: Unimplemented: Read as 'o'											
	-	N is in Mod										
				terrupt Prior	rity bit							
	1 = High µ 0 = Low p											
	Note 1:	In CAN M	lode 1 and	2, this bit is	forced to '0							
	Legend:											
	R = Read	ahle hit	W/ =	= Writable bi	t U=U	nimplemente	ed bit read	as 'O'				

'1' = Bit is set

REGISTER 9-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

- n = Value at POR

x = Bit is unknown

'0' = Bit is cleared

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

9.5 RCON Register

The RCON register contains the IPEN bit which is used to enable prioritized interrupts. The functions of the other bits in this register are discussed in more detail in **Section 4.14 "RCON Register"**.

R = Readable bit

- n = Value at POR

REGISTER 9-13:	RCON REGISTER							
	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
	IPEN	—		RI	TO	PD	POR	BOR
	bit 7							bit 0
bit 7	IPEN: Inter	rupt Priority	Enable bit					
			els on interr	•				
				rupts (PIC16	6 Compatibil	ity mode)		
bit 6-5	Unimplem							
bit 4	RI: RESET	Instruction F	lag bit					
	For details	of bit operat	ion, see Re	gister 4-4.				
bit 3	TO: Watcho	dog Time-ou	it Flag bit					
	For details	of bit operat	ion, see Re	gister 4-4.				
bit 2	PD: Power	-down Deteo	ction Flag bi	t				
	For details	of bit operat	ion, see Re	gister 4-4.				
bit 1	POR: Powe	er-on Reset	Status bit					
	For details	of bit operat	ion, see Re	gister 4-4.				
bit 0	BOR: Brow	n-out Reset	Status bit					
	For details	For details of bit operation, see Register 4-4.						
	Legend:							

W = Writable bit

'1' = Bit is set

9.6 INT0 Interrupt

External interrupts on the RB0/INT0, RB1/INT1, RB2/ INT2 and RB3/INT3 pins are edge-triggered: either rising if the corresponding INTEDGx bit is set in the INTCON2 register, or falling if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from Sleep if bit INTxIE was set prior to going into Sleep. If the global interrupt vector following wake-up.

The interrupt priority for INT, INT2 and INT3 is determined by the value contained in the interrupt priority bits: INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0; it is always a high priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (0FFh \rightarrow 00h) will set flag bit TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L registers (0FFFFh \rightarrow 0000h) will set flag bit, TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 4.3 "Fast Register Stack"), the user may need to save the WREG, Status and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, Status and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1:	SAVING STATUS.	WREG AND BSR	REGISTERS IN RAM

_,,,,,,,,		
MOVWF	W_TEMP	; W_TEMP is in virtual bank
MOVFF	STATUS, STATUS_TEMP	; STATUS_TEMP located anywhere
MOVFF	BSR, BSR_TEMP	; BSR located anywhere
;		
; USER	ISR CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

10.0 I/O PORTS

Depending on the device selected, there are either seven or nine I/O ports available on PIC18F6X8X/8X8X devices. Some of their pins are multiplexed with one or more alternate functions from the other peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch register (LAT) is useful for read-modify-write operations on the value that the I/O pins are driving.

A simplified version of a generic I/O port and its operation is shown in Figure 10-1.





10.1 PORTA, TRISA and LATA Registers

PORTA is a 7-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an opendrain output. All other RA port pins have TTL input levels and full CMOS output drivers.

The RA6 pin is only enabled as a general I/O pin in ECIO and RCIO Oscillator modes.


The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1).

Note:	On a Power-on Reset, RA5 and RA3:RA0					
	are configured as analog inputs and read					
	as '0'. RA6 and RA4 are configured as					
	digital inputs.					

The TRISA register controls the direction of the RA pins even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 10-1: INITIALIZING PORTA

CLRF	PORTA		lize PORTA by ng output
CLRF	LATA		ate method ar output
MOVLW	0Fh	Configu	
MOVWF	ADCON1	for dig	gital inputs
MOVLW	0CFh	Value u	used to
		initia direct:	lize data ion
MOVWF	TRISA		<3:0> as inputs > as outputs







FIGURE 10-4: BLOCK DIAGRAM OF RA6 PIN (WHEN ENABLED AS I/O)



Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit 2	TTL	Input/output or analog input or VREF
RA3/AN3/VREF+	bit 3	TTL	Input/output or analog input or VREF+.
RA4/T0CKI	bit 4	ST/OD	Input/output or external clock input for Timer0. Output is open-drain type.
RA5/AN4/LVDIN	bit 5	TTL	Input/output or slave select input for synchronous serial port or analog input, or Low-Voltage Detect input.
OSC2/CLKO/RA6	bit 6	TTL	OSC2 or clock output, or I/O pin.

TABLE 10-1: PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	-x0x 0000	-u0u 0000
LATA	—	LATA Da	ata Output	t Register				-xxx xxxx	-uuu uuuu	
TRISA	—	PORTA	PORTA Data Direction Register						-111 1111	-111 1111
ADCON1	_		VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 10-2:	INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note:	On a Power-on Reset, these pins are
	configured as digital inputs.

Four of the PORTB pins (RB3:RB0) are the external interrupt pins, INT3 through INT0. In order to use these pins as external interrupts, the corresponding TRISB bit must be set to '1'.

The other four PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB port change interrupt with flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

For PIC18FXX85 devices, RB3 can be configured by the configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module. This is only available when the device is configured in Microprocessor, Microprocessor with Boot Block, or Extended Microcontroller Operating modes.

The RB5 pin is used as the LVP programming pin. When the LVP configuration bit is programmed, this pin loses the I/O function and becomes a programming test function.

Note: When LVP is enabled, the weak pull-up on RB5 is disabled.

FIGURE 10-5: BLOCK DIAGRAM OF RB7:RB4 PINS




FIGURE 10-6: BLOCK DIAGRAM OF RB2:RB0 PINS





FIGURE 10-7: BLOCK DIAGRAM OF RB3 PIN



Name	Bit#	Buffer	Function
RB0/INT0	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input 0. Internal software programmable weak pull-up.
RB1/INT1	bit 1	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input 1. Internal software programmable weak pull-up.
RB2/INT2	bit 2	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input 2. Internal software programmable weak pull-up.
RB3/INT3/CCP2 ⁽³⁾	bit 3	TTL/ST ⁽⁴⁾	Input/output pin or external interrupt input 3. Capture 2 input/ Compare 2 output/PWM output (when CCP2MX configuration bit is enabled, all PIC18FXX85 operating modes except Microcontroller mode). Internal software programmable weak pull-up.
RB4/KBI0	bit 4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/KBI1/PGM	bit 5	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Low-voltage ICSP enable pin.
RB6/KBI2/PGC	bit 6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/KBI3/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

TABLE 10-3: PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
- **3:** RC1 is the alternate assignment for CCP2 when CCP2MX is not set (all operating modes except Microcontroller mode).
- 4: This buffer is a Schmitt Trigger input when configured as the CCP2 input.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
LATB	LATB Data Output Register								xxxx xxxx	uuuu uuuu
TRISB	PORTB Data Direction Register								1111 1111	1111 1111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	1111 1111
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	1100 0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.


The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

RC1 is normally configured by configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

EXAMPLE 10-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs
1		

FIGURE 10-8: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T13CKI	bit 0	ST	Input/output port pin, Timer1 oscillator output or Timer1/Timer3 clock input.
RC1/T1OSI/CCP2 ⁽¹⁾	bit 1	ST	Input/output port pin, Timer1 oscillator input or Capture 2 input/ Compare 2 output/PWM output (when CCP2MX configuration bit is disabled).
RC2/CCP1/P1A	bit 2	ST	Input/output port pin or Capture 1 input/Compare 1 output/ PWM1 output.
RC3/SCK/SCL	bit 3	ST	RC3 can also be the synchronous serial clock for both SPI and I^2C modes.
RC4/SDI/SDA	bit 4	ST	RC4 can also be the SPI data in (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit 5	ST	Input/output port pin or synchronous serial port data output.
RC6/TX/CK	bit 6	ST	Input/output port pin, addressable USART asynchronous transmit or addressable USART synchronous clock.
RC7/RX/DT	bit 7	ST	Input/output port pin, addressable USART asynchronous receive or addressable USART synchronous data.

TABLE 10-5:PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

Note 1: RB3 is the alternate assignment for CCP2 when CCP2MX is set.

TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC Data Output Register x							xxxx xxxx	uuuu uuuu	
TRISC	PORTC	PORTC Data Direction Register 1111 1111 1111 1111								

Legend: x = unknown, u = unchanged

10.4 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a Power-on Reset, these pins are					
	configured as digital inputs.					


On PIC18F8X8X devices, PORTD is multiplexed with the system bus as the external memory interface; I/O port functions are only available when the system bus is disabled by setting the EBDIS bit in the MEMCOM register (MEMCON<7>). When operating as the external memory interface, PORTD is the low-order byte of the multiplexed address/data bus (AD7:AD0).

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 10.10** "**Parallel Slave Port (PSP)**" for additional information.

EXAMPLE 10-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

FIGURE 10-9: PORTD BLOCK DIAGRAM IN I/O PORT MODE






FIGURE 10-10: PORTD BLOCK DIAGRAM IN SYSTEM BUS MODE (PIC18F8X8X ONLY)

Name	Bit#	Buffer Type	Function
RD0/PSP0/AD0 ⁽²⁾	bit 0	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 0 or address/data bus bit 0.
RD1/PSP1/AD1 ⁽²⁾	bit 1	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 1 or address/data bus bit 1.
RD2/PSP2/AD2 ⁽²⁾	bit 2	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 2 or address/data bus bit 2.
RD3/PSP3/AD3 ⁽²⁾	bit 3	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 3 or address/data bus bit 3.
RD4/PSP4/AD4 ⁽²⁾	bit 4	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 4 or address/data bus bit 4.
RD5/PSP5/AD5 ⁽²⁾	bit 5	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 5 or address/data bus bit 5.
RD6/PSP6/AD6 ⁽²⁾	bit 6	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 6 or address/data bus bit 6.
RD7/PSP7/AD7 ⁽²⁾	bit 7	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 7 or address/data bus bit 7.

TABLE 10-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in System Bus or Parallel Slave Port mode.

2: Available in PIC18F8X8X devices only.

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD Da	LATD Data Output Register							xxxx xxxx	uuuu uuuu
TRISD	PORTD	PORTD Data Direction Register							1111 1111	1111 1111
PSPCON	IBF	OBF	IBOV	PSPMODE	_	_	_	_	0000	0000
MEMCON	EBDIS	-	WAIT1	WAIT0		_	WM1	WM0	0-0000	0-0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

10.5 PORTE, TRISE and LATE Registers

PORTE is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

PORTE is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. PORTE is multiplexed with the Enhanced CCP module (Table 10-9).

On PIC18F8X8X devices, PORTE is also multiplexed with the system bus as the external memory interface; the I/O bus is available only when the system bus is disabled by setting the EBDIS bit in the MEMCON register (MEMCON<7>). If the device is configured in Microprocessor or Extended Microcontroller mode, then the PORTE<7:0> becomes the high byte of the address/ data bus for the external program memory interface. In Microcontroller mode, the PORTE<2:0> pins become the control inputs for the Parallel Slave Port when bit PSPMODE (PSPCON<4>) is set. (Refer to Section 4.1.1 "PIC18F8X8X Program Memory Modes" for more information on program memory modes.)

When the Parallel Slave Port is active, three PORTE pins (RE0/RD/AD8, RE1/WR/AD9 and RE2/CS/AD10) function as its control inputs. This automatically occurs when the PSPMODE bit (PSPCON<4>) is set. Users must also make certain that bits TRISE<2:0> are set to configure the pins as digital inputs and the ADCON1 register is configured for digital I/O. The PORTE PSP control functions are summarized in Table 10-9.

Pin RE7 can be configured as the alternate peripheral pin for the CCP2 module when the device is operating in Microcontroller mode. This is done by clearing the configuration bit, CCP2MX, in configuration register, CONFIG3H (CONFIG3H<0>).

Note:	For PIC18F8X8X (80-pin) devices operat-
	ing in other than Microcontroller mode,
	PORTE defaults to the system bus on
	Power-on Reset.

EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output
CLRF	LATE	; data latches ; Alternate method ; to clear output
MOVLW	03h	; data latches ; Value used to ; initialize data
MOVWF	TRISE	; direction ; Set RE1:RE0 as inputs ; RE7:RE2 as outputs

FIGURE 10-11: PORTE BLOCK DIAGRAM IN I/O MODE




FIGURE 10-12: PORTE BLOCK DIAGRAM IN SYSTEM BUS MODE (PIC18F8X8X ONLY)




TABLE 10-9: PC		JNCTIONS	
Name	Bit#	Buffer Type	Function
RE0/RD/AD8 ⁽²⁾	bit 0	ST/TTL ⁽¹⁾	Input/output port pin, read control for Parallel Slave Port or address/data bit 8. For RD (PSP Control mode): 1 = Not a read operation 0 = Read operation, reads PORTD register (if chip selected)
RE1/WR/AD9 ⁽²⁾	bit 1	ST/TTL ⁽¹⁾	Input/output port pin, write control for Parallel Slave Port or address/data bit 9. For WR (PSP Control mode): 1 = Not a write operation 0 = Write operation, writes PORTD register (if chip selected)
RE2/CS/AD10 ⁽²⁾	bit 2	ST/TTL ⁽¹⁾	Input/output port pin, chip select control for Parallel Slave Port or address/data bit 10. For CS (PSP Control mode): 1 = Device is not selected 0 = Device is selected
RE3/AD11 ⁽²⁾	bit 3	ST/TTL ⁽¹⁾	Input/output port pin or address/data bit 11.
RE4/AD12 ⁽²⁾	bit 4	ST/TTL ⁽¹⁾	Input/output port pin or address/data bit 12.
RE5/AD13/ ⁽²⁾ P1C ⁽³⁾	bit 5	ST/TTL ⁽¹⁾	Input/output port pin, address/data bit 13 or ECCP1 PWM output C.
RE6/AD14/ ⁽²⁾ P1B ⁽³⁾	bit 6	ST/TTL ⁽¹⁾	Input/output port pin, address/data bit 13 or ECCP1 PWM output B.
RE7/CCP2/AD15 ⁽²⁾	bit 7	ST/TTL ⁽¹⁾	Input/output port pin, Capture 2 input/Compare 2 output/PWM output (PIC18F8X20 devices in Microcontroller mode only) or address/data bit 15.

TABLE 10-9:PORTE FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O or CCP mode, and TTL buffers when in System Bus or PSP Control mode.

- 2: Available in PIC18F8X8X devices only.
- **3:** On PIC18F8X8X devices, these pins may be moved to RHY or RH6 by changing the ECCPMX configuration bit.

TABLE 10-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TRISE	PORTE	RTE Data Direction Control Register						1111 1111	1111 1111	
PORTE	Read PO	Read PORTE pin/Write PORTE Data Latch xxxx xxxx uuuu uuuu								
LATE	Read PORTE Data Latch/Write PORTE Data Latch xxxx xxxx uuu						uuuu uuuu			
MEMCON	EBDIS	—	WAIT1	WAIT0	_	—	WM1	WM0	0-0000	000000
PSPCON	IBF	OBF	IBOV	PSPMODE					0000	0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTE.

10.6 PORTF, LATF and TRISF Registers

PORTF is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATF register read and write the latched output value for PORTF.

PORTF is multiplexed with several analog peripheral functions, including the A/D converter inputs and comparator inputs, outputs, and voltage reference.

- Note 1: On a Power-on Reset, the RF6:RF0 pins are configured as inputs and read as '0'.
 - **2:** To configure PORTF as digital I/O, turn off comparators and set ADCON1 value.

EXAMF	PLE 10-6:	INITIALIZING PORTF
CLRF	PORTF	; Initialize PORTF by
		; clearing output
		; data latches
CLRF	LATF	; Alternate method
		; to clear output
		; data latches
MOVLW	07h	;
MOVWF	CMCON	; Turn off comparators
MOVLW	0Fh	;
MOVWF	ADCON1	; Set PORTF as digital I/O
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISF	; Set RF3:RF0 as inputs
		; RF5:RF4 as outputs
		; RF7:RF6 as inputs

....

FIGURE 10-13: PORTF RF1/AN6/C2OUT AND RF2/AN7/C1OUT PINS BLOCK DIAGRAM




FIGURE 10-14: RF6:RF3 AND RF0 PINS BLOCK DIAGRAM





FIGURE 10-15: RF7 PIN BLOCK



Name	Bit#	Buffer Type	Function
RF0/AN5	bit 0	ST	Input/output port pin or analog input.
RF1/AN6/C2OUT	bit 1	ST	Input/output port pin, analog input or comparator 2 output.
RF2/AN7/C1OUT	bit 2	ST	Input/output port pin, analog input or comparator 1 output.
RF3/AN8/C2IN+	bit 3	ST	Input/output port pin, analog input or comparator 2 input (+).
RF4/AN9/C2IN-	bit 4	ST	Input/output port pin, analog input or comparator 2 input (-).
RF5/AN10/ C1IN+/CVREF	bit 5	ST	Input/output port pin, analog input, comparator 1 input (+) or comparator reference output.
RF6/AN11/C1IN-	bit 6	ST	Input/output port pin, analog input or comparator 1 input (-).
RF7/SS	bit 7	ST/TTL	Input/output port pin or slave select pin for synchronous serial port.

TABLE 10-11: PORTF FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

TABLE 10-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TRISF	PORTF D	ata Directi	on Contr	ol Registe	er				1111 1111	1111 1111
PORTF	Read PO	Read PORTF pin/Write PORTF Data Latch						xxxx xxxx	uuuu uuuu	
LATF	Read PO	RTF Data	Latch/Wr	ite PORTI	F Data La	atch			0000 0000	uuuu uuuu
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTF.

10.7 PORTG, TRISG and LATG Registers

PORTG is a 6-bit wide port with 5 bidirectional pins and 1 unidirectional pin. The corresponding data direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register read and write the latched output value for PORTG.

Pins RG0-RG2 on PORTG are multiplexed with the CAN peripheral. Refer to **Section 23.0** "**ECAN Module**" for proper settings of TRISG when CAN is enabled. RG5 is multiplexed with MCLR/VPP. Refer to Register 24-5 for more information.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

EXAMPLE 10-7:	INITIALIZING PORT
$\Box \land \land$	

CLRF	PORTG	; Initialize PORTG by ; clearing output ; data latches
CLRF	LATG	; Alternate method ; to clear output
MOVLW	04h	; data latches ; Value used to ; initialize data
MOVWF	TRISG	; direction ; Set RG1:RG0 as outputs ; RG2 as input ; RG4:RG3 as inputs

Note 1: On a Power-on Reset, RG5 is enabled as a digital input only if Master Clear functionality is disabled (MCLRE = 0).

- 2: If the device Master Clear is disabled, verify that either of the following is done to ensure proper entry into ICSP mode:
 - a) disable Low-Voltage Programming (CONFIG4L<2> = 0); or
 - b) make certain that RB5/KBI1/PGM is held low during entry into ICSP.




FIGURE 10-16: RG0/CANTX1 PIN BLOCK DIAGRAM






FIGURE 10-17: RG1/CANTX2 PIN BLOCK DIAGRAM







Note: I/O pins have diode protection to VDD and VSS.

FIGURE 10-20: RG4/P1D PIN BLOCK DIAGRAM





FIGURE 10-21: RG5/MCLR/VPP PIN BLOCK DIAGRAM



Name	Bit#	Buffer Type	Function		
RG0/CANTX1	bit 0	ST	Input/output port pin or CAN bus transmit output.		
RG1/CANTX2	bit 1	ST	Input/output port pin, CAN bus complimentary transmit output or CAN bus bit time clock.		
RG2/CANRX	bit 2	ST	Input/output port pin or CAN bus receive.		
RG3	bit 3	ST	Input/output port pin.		
RG4/P1D	bit 4	ST	Input/output port pin or ECCP1 PWM output D.		
RG5/MCLR/Vpp	bit 5	ST	Master Clear input or programming voltage input (if $\overline{\text{MCLR}}$ is enabled). Input only port pin or programming voltage input (if $\overline{\text{MCLR}}$ is disabled).		

TABLE 10-13: PORTG FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 10-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTG			RG5 ⁽¹⁾	Read PORTF pin/Write PORTF Data Latch 0x xxxx 0u uuuu					0u uuuu	
LATG	—	—	—	LATG Data Output Register x xxxx u uuuu				u uuuu		
TRISG				Data Direction Control Register for PORTG1 11111 111				1 1111		

Legend: x = unknown, u = unchanged

Note 1: RG5 is available as an input only when \overline{MCLR} is disabled.

10.8 PORTH, LATH and TRISH Registers

Note:	PORTH is available only on PIC18F8X8X
	devices.

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding data direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATH register read and write the latched output value for PORTH.

Pins RH7:RH4 are multiplexed with analog inputs AN15:AN12. Pins RH3:RH0 are multiplexed with the system bus as the external memory interface; they are the high-order address bits, A19:A16. By default, pins RH7:RH4 are enabled as A/D inputs and pins RH3:RH0 are enabled as the system address bus. Register ADCON1 configures RH7:RH4 as I/O or A/D inputs. Register MEMCON configures RH3:RH0 as I/O or system bus pins.

Pins RH7 and RH6 can be configured as the alternate peripheral pins for CCP1 PWM output P1B and P1C, respectively. This is done by clearing the configuration bit ECCPMX, in configuration register CONFIG3H (CONFIG3H<1>).

Note 1:	On Power-on RH7:RH4 defaul		Reset, PORTH t to A/D inputs ar		
2:	On	Power-on RH0 defaul			

EXAMPLE 10-8: INITIALIZING PORTH

CLRF	PORTH	; Initialize PORTH by
		; clearing output
		; data latches
CLRF	LATH	; Alternate method
		; to clear output
		; data latches
MOVLW	0Fh	;
MOVWF	ADCON1	;
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISH	; Set RH3:RH0 as inputs
		; RH5:RH4 as outputs
		; RH7:RH6 as inputs

FIGURE 10-22: RH3:RH0 PINS BLOCK DIAGRAM IN I/O MODE





FIGURE 10-23:

RH7:RH4 PINS BLOCK DIAGRAM IN I/O MODE






TABLE 10-15: PORTH FUNCTIONS

Name	Bit#	Buffer Type	Function
RH0/A16	bit 0	ST/TTL ⁽¹⁾	Input/output port pin or address bit 16 for external memory interface.
RH1/A17	bit 1	ST/TTL ⁽¹⁾	Input/output port pin or address bit 17 for external memory interface.
RH2/A18	bit 2	ST/TTL ⁽¹⁾	Input/output port pin or address bit 18 for external memory interface.
RH3/A19	bit 3	ST/TTL ⁽¹⁾	Input/output port pin or address bit 19 for external memory interface.
RH4/AN12	bit 4	ST	Input/output port pin or analog input channel 12.
RH5/AN13	bit 5	ST	Input/output port pin or analog input channel 13.
RH6/AN14/P1C ⁽²⁾	bit 6	ST	Input/output port pin or analog input channel 14.
RH7/AN15/P1B ⁽²⁾	bit 7	ST	Input/output port pin or analog input channel 15.

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in System Bus or Parallel Slave Port mode.

2: Alternate pin assignment when ECCPMX configuration bit is cleared.

TABLE 10-16:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TRISH	PORTH	PORTH Data Direction Control Register 1111 1111 1111 1111								
PORTH	Read PC	Read PORTH pin/Write PORTH Data Latch xxxx xxxx uuuu uuuu								
LATH	Read PORTH Data Latch/Write PORTH Data Latch xxxx xxxx uuuu uuuu									
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
MEMCON ⁽¹⁾	EBDIS	—	WAIT1	WAIT0	_	—	WM1	WM0	0-0000	0-0000

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are not used by PORTH.

Note 1: This register is held in Reset in Microcontroller mode.

10.9 PORTJ, TRISJ and LATJ Registers

Note:	PORTJ is available only on PIC18F8X8X
	devices.

PORTJ is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISJ. Setting a TRISJ bit (= 1) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISJ bit (= 0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATJ) is also memory mapped. Read-modify-write operations on the LATJ register read and write the latched output value for PORTJ.

PORTJ is multiplexed with the system bus as the external memory interface; I/O port functions are only available when the system bus is disabled. When operating as the external memory interface, PORTJ provides the control signal to external memory devices. The RJ5 pin is not multiplexed with any system bus functions.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTJ pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.


Note:	On a Power-on Reset, these pins are
	configured as digital inputs.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

EXAMPLE 10-9:	INITIALIZING PORTJ

CLRF	PORTJ	; Initialize PORTG by
		; clearing output
		; data latches
CLRF	LATJ	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISJ	; Set RJ3:RJ0 as inputs
		; RJ5:RJ4 as output
		; RJ7:RJ6 as inputs

FIGURE 10-25: PORTJ BLOCK DIAGRAM IN I/O MODE







FIGURE 10-26: RJ5:RJ0 PINS BLOCK DIAGRAM IN SYSTEM BUS MODE

FIGURE 10-27: RJ7:RJ6 PINS BLOCK DIAGRAM IN SYSTEM BUS MODE



Name	Bit#	Buffer Type	Function
RJ0/ALE	bit 0	ST	Input/output port pin or address latch enable control for external memory interface.
RJ1/OE	bit 1	ST	Input/output port pin or output enable control for external memory interface.
RJ2/WRL	bit 2	ST	Input/output port pin or write low byte control for external memory interface.
RJ3/WRH	bit 3	ST	Input/output port pin or write high byte control for external memory interface.
RJ4/BA0	bit 4	ST	Input/output port pin or byte address 0 control for external memory interface.
RJ5/CE	bit 5	ST	Input/output port pin or external memory chip enable.
RJ6/LB	bit 6	ST	Input/output port pin or lower byte select control for external memory interface.
RJ7/UB	bit 7	ST	Input/output port pin or upper byte select control for external memory interface.

TABLE 10-17: PORTJ FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 10-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTJ	Read PORTJ pin/Write PORTJ Data Latch							xxxx xxxx	uuuu uuuu	
LATJ	LATJ Da	LATJ Data Output Register						xxxx xxxx	uuuu uuuu	
TRISJ	Data Dir	Data Direction Control Register for PORTJ							1111 1111	1111 1111

Legend: x = unknown, u = unchanged

10.10 Parallel Slave Port (PSP)


PORTD also operates as an 8-bit wide Parallel Slave Port, or microprocessor port, when control bit PSPMODE (TRISE<4>) is set. It is asynchronously readable and writable by the external world through RD control input pin, RE0/RD/AD8 and WR control input pin, RE1/WR/AD9.

Note:	For Pl	C18F8)	(8X	devices, t	he Para	allel
	Slave	Port	is	available	only	in
	Microco	ontrollei	r mo	de.		

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD/AD8 to be the RD input, RE1/WR/AD9 to be the WR input and RE2/CS/AD10 to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low. A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low.

The PORTE I/O pins become control inputs for the microprocessor port when bit PSPMODE (PSPCON<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs) and the ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.



'0' = Bit is cleared

x = Bit is unknown

ER 10-1:	PSPCON	REGISTER	۲ (
	R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	IBF	OBF	IBOV	PSPMODE		—	—	—
	bit 7			•				bit 0
bit 7	IBF: Input	Buffer Full S	Status bit					
		i byte has b ta byte has		ed and is waiti /ed	ng to be rea	d by the CP	U	
bit 6	OBF: Outp	ut Buffer Fu	ull Status bi	t				
		utput buffer utput buffer		previously wi ead	itten data b	yte		
bit 5	IBOV: Inpu	t Buffer Ov	erflow Dete	ct bit				
	(must	e occurred v be cleared i erflow occur	in software)	viously input d	ata byte has	s not been r	ead	
bit 4	PSPMODE	: Parallel S	lave Port N	lode Select bi	t			
		el Slave Poi al Purpose						
bit 3-0	Unimplem	ented: Rea	id as '0'					
	Legend:							
	R = Reada	ble bit	W = V	Writable bit	U = Unim	plemented	bit, read as	0'
						•		

FIGURE 10-29: PARALLEL SLAVE PORT WRITE WAVEFORMS

- n = Value at POR

	Q1 Q2 Q3 Q4 Q1 Q2 Q3	Q4	Q1 Q2 Q3 Q4
WR		1 	 1 1
RD		. 1 1	1 1 1 1
PORTD<7:0> -		1 1 1	1 1 1
IBF _			; ; ;
OBF		י ו ו	1 1 1 1
PSPIF	<u> </u>	/	1 1

'1' = Bit is set

REGISTER 10-1: PSPCON REGISTER

FIGURE 10-30: PARALLEL SLAVE PORT READ WAVEFORMS

TABLE 10-19: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, I		Valu all o Res	ther
PORTD	Port Data La	atch when W	ritten; Port p	ins when Re	ad				xxxx :	xxxx	uuuu	uuuu
LATD	LATD Data	ATD Data Output bits										uuuu
TRISD	PORTD Dat	a Direction b	oits						1111	1111	1111	1111
PORTE	RE7/CCP2/ AD15	RE6/AD14/ P1B	RE5/AD13/ P1C	RE4/ AD12	RE3/ AD11	RE2/CS ⁽¹⁾ / AD10	RE1/WR ⁽¹⁾ / AD9	RE0/RD ⁽¹⁾ / AD8	XXXX :	xxxx	uuuu	uuuu
LATE	LATE Data	Output bits							xxxx :	xxxx	uuuu	uuuu
TRISE	PORTE Dat	a Direction b	its						1111	1111	1111	1111
PSPCON	IBF	OBF	IBOV	PSPMODE	—	_	—	—	0000		0000	
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000	0000	0000	0000
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

Note 1: Enabled only in Microcontroller mode.

11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- · Clock source selectable to be external or internal
- Interrupt-on-overflow from 0FFh to 00h in 8-bit mode and 0FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register (Register 11-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

Note: Timer0 is enabled on POR.

REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

- n = Value at POR


	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
	bit 7				1	L	<u> </u>	bit 0
bit 7	TMR0ON:	Timer0 On/Of	f Control bit					
	1 = Enables 0 = Stops T							
bit 6	T08BIT: Tim	ner0 8-bit/16-l	bit Control bi	t				
		is configured is configured						
bit 5	1 = Transiti	er0 Clock Sou on on T0CKI instruction cy	pin					
bit 4		r0 Source Ec	-	-				
	1 = Increme	ent on high-to ent on low-to-	-low transitio	on on TOCKI				
bit 3	PSA: Timer	0 Prescaler A	ssignment b	oit				
		prescaler is r prescaler is a						
bit 2-0	T0PS2:T0P	SO: Timer0 P	rescaler Sel	ect bits				
	110 = 1:128	6 prescale val 8 prescale val	lue					
		prescale val						
		prescale val						
	010 = 1:8	prescale val	lue					
	001 = 1:4	prescale val						
	000 = 1:2	prescale val	lue					
	Legend:							
	R = Readal	ble bit	W = Writa	able bit	U = Unimpl	emented b	it, read as 'C)'
	1		(41 514 1				D ¹ /2	

'1' = Bit is set


'0' = Bit is cleared

x = Bit is unknown

FIGURE 11-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x, ..., etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from 0FFh to 00h in 8-bit mode, or 0FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.

11.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		all other	
TMR0L	Timer0 Module Low Byte Register									xxxx	uuuu	uuuu
TMR0H	Timer0 Mod	dule High Byt	te Registe	r					0000	0000	0000	0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111	1111	1111	1111
TRISA	_	PORTA Data Direction Register							-111	1111	-111	1111

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, -= unimplemented locations, read as '0'. Shaded cells are not used by Timer0.

NOTES:

12.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from 0FFFFh to 0000h
- Reset from CCP module special event trigger

Figure 12-1 is a simplified block diagram of the Timer1 module.

Register 12-1 details the Timer1 Control register. This register controls the operating mode of the Timer1 module and contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
	bit 7							bit 0
bit 7			rite Mode Er					
					e 16-bit operat			
bit 6					8-bit operatio	JIIS		
	Unimplem			t Clask Dress		_		
bit 5-4			•	It Clock Pres	cale Select bit	S		
	11 = 1:8 pr 10 = 1:4 pr							
	01 = 1:2 pr							
	00 = 1:1 pr							
bit 3	T1OSCEN:	: Timer1 O	scillator Ena	ble bit				
	1 = Timer1							
	0 = Timer1					.		
					e turned off to		ower drain.	
bit 2			ernal Clock I	nput Synchro	nization Selec	t bit		
	<u>When TMR</u> 1 = Do not		ze external c	lock input				
			rnal clock inp					
	When TMR							
			mer1 uses th	e internal clo	k when TMR	1CS = 0.		
bit 1	TMR1CS:	Timer1 Clo	ock Source S	elect bit				
	1 = Externa	al clock fro	m pin RC0/T	10SO/T13Cł	KI (on the risin	g edge)		
	0 = Interna	l clock (Fo	sc/4)					
bit 0	TMR1ON:	Timer1 On	bit					
	1 = Enable							
	0 = Stops T	imer1						
	Legend:]
	R = Reada	ble bit	W =	Writable bit	U = Unim	plemented	bit. read as '	0'

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. That is, the TRISC<1:0> value is ignored and the pins are read as '0'.

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (Section 15.0 "Capture/Compare/PWM (CCP) Modules").





FIGURE 12-1: TIMER1 BLOCK DIAGRAM





12.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated up to 200 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

TABLE 12-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

Osc Type	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							
LP	32 kHz	TBD ⁽¹⁾	TBD ⁽¹⁾					
	Crystal to	be Tested:						
32.768 kHz Epson C-001R32.768K-A ± 20 PPM								
	Microchip sug point in validat							
 Higher capacitance increases the stability of the oscillator but also increases the start-up time. 								
t t	Since each rescharacteristics he resonator appropriate components.	, the user sh	ould consult ufacturer for					
	Capacitor valu only.	es are for des	ign guidance					

12.3 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to 0FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

12.4 Resetting Timer1 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The special event triggers from the CCP1								
	module	will	not	set	interrupt	flag	bit		
	TMR1IF	(PIR	1<0>	·).					

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

12.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, is valid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,			e on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	0000	0000	0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111	1111	0111	1111
TMR1L	Holding Reg	gister for the	Least Signi	ficant Byte o	of the 16-bit	FMR1 Regi	ster		xxxx	xxxx	uuuu	uuuu
TMR1H	Holding Reg	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx uuuu uuuu										
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0-00	0000	u-uu	uuuu
Legend:	x = unkno	wn, u = unch	anged=	unimplemer	nted, read as	'0'. Shade	d cells are	not used by	the Tim	ner1 m	odule.	

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

13.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 13-1. Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. Figure 13-1 is a simplified block diagram of the Timer2 module. Register 13-1 shows the Timer2 Control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

13.1 Timer2 Operation

Timer2 can be used as the PWM time base for the PWM mode of the CCP module. The TMR2 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt latched in flag bit, TMR2IF (PIR1<1>).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

0' = Bit is cleared

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

- n = Value at POR

bit 7	Unimplemented: Read as	.0,	
bit 6-3	T2OUTPS3:T2OUTPS0: Tir	mer2 Output Postscale	e Select bits
	0000 = 1:1 postscale		
	0001 = 1:2 postscale		
	•		
	•		
	•		
	1111 = 1:16 postscale		
bit 2	TMR2ON: Timer2 On bit		
	1 = Timer2 is on		
	0 = Timer2 is off		
bit 1-0	T2CKPS1:T2CKPS0: Time	r2 Clock Prescale Sel	ect bits
	00 = Prescaler is 1		
	01 = Prescaler is 4		
	1x = Prescaler is 16		
	Legend:		
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

'1' = Bit is set

x = Bit is unknown


13.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to 0FFh upon Reset.



13.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the synchronous serial port module which optionally uses it to generate the shift clock.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		Valu all c Res	other
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000	0000	0000	0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TMR2	Timer2 Mo	Timer2 Module Register								0000	0000	0000
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
PR2	Timer2 Per	mer2 Period Register									1111	1111

TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- Reset from CCP module trigger

bit 7

bit 2

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the Enhanced CCP1 and CCP2 clock source.

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as containing the Timer1 oscillator enable bit (T1OSCEN) which can be a clock source for Timer3.

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

_	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	
_	bit 7							bit 0	
	RD16: 16-bit Read/Write Mode Enable bit								
	1 = Enables register read/write of Timer3 in one 16-bit operation								

- 0 = Enables register read/write of Timer3 in two 8-bit operations
- bit 6, 3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits
 - lx = Timer3 is the clock source for compare/capture of CCP1 and CCP2 modules
 - 01 = Timer3 is the clock source for compare/capture of CCP2 module, Timer1 is the clock source for compare/capture of CCP1 module
 - 00 = Timer1 is the clock source for compare/capture of CCP1 and CCP2 modules

bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits

- 11 = 1:8 prescale value
- 10 = 1:4 prescale value
- 01 = 1:2 prescale value
- 00 = 1:1 prescale value

T3SYNC: Timer3 External Clock Input Synchronization Control bit

(Not usable if the system clock comes from Timer1/Timer3.)

When TMR3CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

When TMR3CS = <u>0</u>:

- This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
- bit 1 TMR3CS: Timer3 Clock Source Select bit
 - 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR3ON: Timer3 On bit
 - 1 = Enables Timer3
 - 0 = Stops Timer3

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'- n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

14.1 Timer3 Operation

Timer3 can operate in one of these modes:


- As a timer
- As a synchronous counter
- · As an asynchronous counter


The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).


When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. That is, the TRISC<1:0> value is ignored and the pins are read as '0'.

Timer3 also has an internal "Reset input". This Reset can be generated by the CCP module (Section 14.0 "Timer3 Module").







14.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a lowpower oscillator rated up to 200 kHz. See **Section 12.0 "Timer1 Module"** for further details.

14.3 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to 0FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit, TMR3IE (PIE2<1>).

14.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CCP
	module will not set interrupt flag bit,
	TMR3IF (PIR1<0>).

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111
TMR3L	Holding R	Register for t	the Least Sig	gnificant Byt	e of the 16-b	it TMR3 Re	gister		xxxx xxxx	uuuu uuuu
TMR3H	Holding R	Register for t	the Most Sig	nificant Byte	e of the 16-bi	it TMR3 Reg	gister		xxxx xxxx	uuuu uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18FXX80/XX85 devices contain a total of two CCP modules: CCP1 and CCP2. CCP1 is an enhanced version of the CCP2 module. CCP1 is fully backward compatible with the CCP2 module.

The CCP1 module differs from CCP2 in the following respect:

- CCP1 contains a special trigger event that may reset Timer1 or the Timer3 register pair
- CCP1 contains "CAN Message Time-Stamp Trigger"
- CCP1 contains enhanced PWM output with programmable dead band and auto-shutdown functionality

Additionally, the CCP2 special event trigger may be used to start an A/D conversion if the A/D module is enabled.

To avoid duplicate information, this section describes basic CCP module operation that applies to both CCP1 and CCP2. Enhanced CCP functionality of the CCP1 module is described in **Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module"**.

The control registers for the CCP1 and CCP2 modules are shown in Register 15-1 and Register 15-2, respectively. Table 15-2 details the interactions of the CCP and ECCP modules.

REGISTER 15-1: CCP1CON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

bit 7-6 **P1M1:P1M0:** Enhanced PWM Output Configuration bits

<u>If CCP1M<3:2> = 00, 01, 10:</u>

xx = P1A assigned as capture/compare input; P1B, P1C, P1D assigned as port pins If CCP1M<3:2> = 11:

- 00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins
- 01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output; P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 DC1B1:DC1B0: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

- Unused.
- PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

bit 3-0 CCP1M3:CCP1M0: Enhanced CCP Mode Select bits

- 0000 = Capture/Compare/PWM off (resets CCP1 module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP pin low, on compare match force CCP pin high
- 1001 = Compare mode, initialize CCP pin high, on compare match force CCP pin low
- 1010 = Compare mode, generate software interrupt only, CCP pin is unaffected
- 1011 = Compare mode, trigger special event, resets TMR1 or TMR3
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
- 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
- 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
- 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 15-2: CCP2CON REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DC2B1:DC2B0: PWM Duty Cycle bit 1 and bit 0

<u>Capture mode:</u> Unused. <u>Compare mode:</u> Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR2L.

bit 3-0 CCP2M3:CCP2M0: CCP2 Mode Select bits

- 0000 = Capture/Compare/PWM off (resets CCP2 module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP pin low, on compare match force CCP pin high
- 1001 = Compare mode, initialize CCP pin high, on compare match force CCP pin low
- 1010 = Compare mode, generate software interrupt only, CCP pin is unaffected
- 1011 = Compare mode, trigger special event, resets TMR1 or TMR3 and starts A/D conversion if A/D module is enabled
- llxx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.1 CCP Module

Both CCP1 and CCP2 are comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte), $1 \le x \le 2$. The CCPxCON register controls the operation of CCPx. All are readable and writable.

Table 15-1 shows the timer resources of the CCP module modes.

TABLE 15-1:CCP MODE – TIMER
RESOURCE

CCP Mode	Timer Resource		
Capture	Timer1 or Timer3		
Compare	Timer1 or Timer3		
PWM	Timer2		

15.2 Capture Mode

In Capture mode, CCPRxH:CCPRxL captures the 16-bit value of the TMR1 or TMR3 register when an event occurs on pin CCPn. An event is defined as:

- · every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF (PIR registers), is set. It must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value will be lost.

15.2.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the appropriate TRIS bit.

Note:	If the CCPx is configured as an output, a							
	write to the port can cause a capture							
	condition.							

15.2.2 TIMER1/TIMER3 MODE SELECTION

The timer used with each CCP module is selected in the T3CCP2:T3CCP1 bits of the T3CON register. The timers used with the capture feature (either Timer1 or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work.

CCP1 Mode	CCP2 Mode	Interaction					
Capture	Capture	TMR1 or TMR3 time base. Time base can be different for each CCP.					
Capture	Compare	The compare could be configured for the special event trigger which clears either TMR1 or TMR3 depending upon which time base is used.					
Compare	Compare	The compare(s) could be configured for the special event trigger which clears TMR1 or TMR3 depending upon which time base is used.					
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).					
PWM	Capture	None.					
PWM	Compare	None.					

TABLE 15-2: INTERACTION OF CCP MODULES

15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCPxIE (PIE registers) clear to avoid false interrupts and should clear the flag bit, CCPxIF, following any such change in operating mode.

15.2.4 CCP PRESCALER

There are four prescaler settings specified by bits CCPxM3:CCPxM0. Whenever the CCPx module is turned off, or the CCPx module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. The prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

15.2.5 CAN MESSAGE TIME-STAMP


The CAN capture event occurs when a message is received in any of the receive buffers. When configured, the CAN module provides the trigger to the CCP1 module to cause a capture event. This feature is provided to time-stamp the received CAN messages.

This feature is enabled by setting the CANCAP bit of the CAN I/O Control register (CIOCON<4>). The message receive signal from the CAN module then takes the place of the events on RC2/CCP1.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	; Turn CCP module off
MOVLW	NEW_CAPT_PS	; Load WREG with the
		; new prescaler mode
		; value and CCP ON
MOVWF	CCP1CON	; Load CCP1CON with
		; this value





15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the CCPx pin can have one of the following actions:

- Driven high
- Driven low
- Toggle output (high-to-low or low-to-high)
- · Remains unchanged

The action on the pin is based on the value of control bits, CCPxM3:CCPxM0. At the same time, interrupt flag bit, CCPxIF, is set.

When configured to drive the CCP pin, the CCP1 pin cannot be changed; CCP1 module controls the pin.

15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

By default, the CCP2 pin is multiplexed with RC1. Alternately, it can also be multiplexed with either RB3 or RE7. This is done by changing the CCP2MX configuration bit.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the data latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

The timer used with each CCP module is selected in the T3CCP2:T3CCP1 bits of the T3CON register. Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCPx pin is not affected. Only a CCP interrupt is generated (if enabled).

15.3.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets either the TMR1 or TMR3 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for TMR1 or TMR3.

Additionally, the CCP2 special event trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCPx module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



	-					,		,		-
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
TRISD	PORTD Da	ata Direction	Register						1111 1111	1111 1111
TMR1L	Holding Re	egister for the	e Least Sigr	nificant Byte	of the 16-bi	t TMR1 Reg	gister		xxxx xxxx	uuuu uuuu
TMR1H	Holding Re	egister for the	e Most Sign	ificant Byte	of the 16-bit	TMR1 Reg	jister		xxxx xxxx	uuuu uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
CCPR1L	Capture/Co	ompare/PWN	/ Register 1	(LSB)			•		xxxx xxxx	uuuu uuuu
CCPR1H	Capture/Co	ompare/PWN	/ Register 1	I (MSB)					xxxx xxxx	uuuu uuuu
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
PIR2	_	CMIF		EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	-0-0 0000
PIE2	_	CMIE		EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111
TMR3L	Holding Re	egister for the	e Least Sigr	nificant Byte	of the 16-bi	t TMR3 Reg	gister		xxxx xxxx	uuuu uuuu
TMR3H	Holding Re	egister for the	e Most Sign	ificant Byte	of the 16-bit	TMR3 Reg	jister		xxxx xxxx	uuuu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu
l ogond:	x = upknown $x = upknown and x = upknown and x = upknown and x = 0. Shaded cells are not used by continue and Timer1$									

TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by capture and Timer1.

15.4 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. For PWM mode to function properly, the TRIS bit for the CCPx pin must be cleared to make it an output.

Note:	Clearing the CCPxCON register will force
	the CCPx PWM output latch to the default
	low level. This is not the port data latch.

Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 15.4.3 "Setup for PWM Operation**".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 15-4: PWM OUTPUT



15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula.

EQUATION 15-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The
	postscaler could be used to have a servo update rate at a different frequency than the PWM output.

15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contain the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

EQUATION 15-2:

PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPRxL and CCPxCON<5:4> can be written to at any time but the duty cycle value is not latched into CCPRxH until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

EQUATION 15-3:

PWM Resolution (max) = $\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$ bits

Note:	If the PWM duty cycle value is longer than
	the PWM period, the CCP1 pin will not be
	cleared.

15.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing corresponding TRIS bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.76 kHz	39.06 kHz	156.3 kHz	312.5 kHz	416.6 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0FFh	0FFh	0FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		ie on , BOR	all c	e on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TRISC	PORTC Dat	a Direction F	Register						1111	1111	1111	1111
TMR2	Timer2 Module Register								0000	0000	0000	0000
PR2	Timer2 Mod	ule Period R	egister						1111	1111	1111	1111
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
CCPR1L	Capture/Cor	mpare/PWM	Register 1	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Cor	mpare/PWM	Register 1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000	0000	0000	0000
CCPR2L	Capture/Compare/PWM Register 2 (LSB)								xxxx	xxxx	uuuu	uuuu
CCPR2H	Capture/Compare/PWM Register 2 (MSB)								xxxx	xxxx	uuuu	uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

The CCP1 module is implemented as a standard CCP module with enhanced PWM capabilities. These capabilities allow for 2 or 4 output channels, user selectable polarity, dead-band control, and automatic shutdown and restart and are discussed in detail in **Section 16.2 "Enhanced PWM Mode"**.

The control register for CCP1 is shown in Register 16-1.

In addition to the expanded functions of the CCP1CON register, the CCP1 module has two additional registers associated with enhanced PWM operation and auto-shutdown features:

- ECCP1DEL
- ECCP1AS

REGISTER 16-1: CCP1CON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	
bit 7							bit 0	

bit 7-6 P1M1:P1M0: Enhanced PWM Output Configuration bits

If CCP1M<3:2> = 00, 01, 10:

xx = P1A assigned as capture/compare input; P1B, P1C, P1D assigned as port pins If CCP1M<3:2> = 11:

00 = Single output; P1A modulated, P1B, P1C, P1D assigned as port pins

- 01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output; P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 DC1B1:DC1B0: PWM Duty Cycle bit 1 and bit 0

Capture mode: Unused. Compare mode:

Compare mode

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

bit 3-0 CCP1M3:CCP1M0: Enhanced CCP Mode Select bits

- 0000 = Capture/Compare/PWM off (resets CCP1 module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Capture mode, CAN message time-stamp
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP pin low, on compare match, force CCP pin high
- 1001 = Compare mode, initialize CCP pin high, on compare match, force CCP pin low
- 1010 = Compare mode, generate software interrupt only, CCP pin is unaffected
- 1011 = Compare mode, trigger special event, resets TMR1 or TMR3
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
- 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
- 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
- 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

16.1 ECCP Outputs

The enhanced CCP module may have up to four outputs depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins RC2, RE6, RE5 and RG4. The pin assignments are summarized in Table 16-1.

To configure I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1Mx and CCP1Mx bits (CCP1CON<7:6> and <3:0>, respectively). The appropriate TRIS direction bits for the port pins must also be set as outputs.

-					
ECCP Mode	CCP1CON Configuration	RC2	RE6	RE5	RG4
Compatible CCP	00xx11xx	CCP1	RE6	RE5	RG4
Dual PWM	10xx11xx	P1A	P1B ⁽²⁾	RE5	RG4
Quad PWM	x1xx11xx	P1A	P1B ⁽²⁾	P1C ⁽²⁾	P1D


TABLE 16-1: PIN ASSIGNMENTS FOR VARIOUS ECCP MODES

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP in a given mode.

Note 1: TRIS register values must be configured appropriately.

2: On PIC18F8X8X devices, these pins can be alternately multiplexed with RH7 or RH6 by changing the ECCPMX configuration bit.

FIGURE 16-1: COMPARE MODE OPERATION BLOCK DIAGRAM



16.2 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits of the CCP1CON register (CCP1CON<7:6> and CCP1CON<3:0>, respectively).

Figure 16-2 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

16.2.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.

EQUATION 16-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

16.2.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation.


EQUATION 16-2:

```
PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 Prescale Value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation:

EQUATION 16-3:



Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

16.2.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 16.2 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 16-3.

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

TABLE 16-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

FIGURE 16-2: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE




FIGURE 16-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

	CCP1CON <7:6>	SIGNAL	0 Duty Cycle	PR2 + 1
				— Period —
00	(Single Output)	P1A Modulated	Delay ⁽¹⁾	Delay ⁽¹⁾
10 (Half-Bridge)		P1A Modulated		
	P1B Modulated	- I 		
(Full-Bridge, ⁰¹ Forward)	P1A Active	- ;		
	P1B Inactive			
	Forward)	P1C Inactive		
	P1D Modulated			
11 (Full-Bridge, Reverse)		P1A Inactive		
		P1B Modulated		
		P1C Active		
		P1D Inactive		
1:	Dead-band delay is	s programmed using the		ion 16.2.6 "Programmable Dead-Band

	CCP1CON <7:6>	SIGNAL	0 Duty Cycle		PR2 + 1
00	(Single Output)	P1A Modulated		Period	►
00		P1A Modulated			
10	(Half-Bridge)	P1B Modulated	Delay ⁽¹⁾	Delay(1)	
	(Full-Bridge, Forward)	P1A Active			
01		P1B Inactive	- <u>'</u> - '		
		P1C Inactive			
		P1D Modulated	_ _ :	 	
		P1A Inactive		I	I I
11	(Full-Bridge, Reverse)	P1B Modulated	- <u> </u> 	{	
		P1D Inactive			
			- :	-	1

FIGURE 16-4: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 16.2.6 "Programmable Dead-Band Delay").

Relationships:


- Period = 4 * Tosc * (PR2 + 1) * (TMR2 prescale value)
- Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 prescale value)
 Delay = 4 * Tosc * (PWM1CON<6:0>)

16.2.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin while the complementary PWM output signal is output on the P1B pin (Figure 16-5). This mode can be used for half-bridge applications, as shown in Figure 16-6, or for full-bridge applications where four power switches are being modulated with two PWM signals.


In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits PDC6:PDC0 sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.2.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTE<6> data latches, the TRISC<2> and TRISE<6> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 16-5: HALF-BRIDGE PWM OUTPUT




2: Output signals are shown as active-high.

FIGURE 16-6: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



16.2.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin PGC is continuously active and pin P1B is modulated. These are illustrated in Figure 16-7. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2>, PORTE<6:5> and PORTG<4> data latches. The TRISC<2>, TRISC<6:5> and TRISG<4> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.





V+ PIC18FXX80/XX85 QA QC FET FET Driver Driver P1A Load P1B FET FET Driver Driver P1C ΩD QE V-P1D

FIGURE 16-8: EXAMPLE OF FULL-BRIDGE APPLICATION

16.2.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale value))) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS bit (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-9.

Note that in the Full-Bridge Output mode, the CCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 16-10 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the output P1A and P1D become inactive while output P1C becomes active. In this example, since the turn off time of the power devices is longer than the turn on time, a shoot-through current may flow through power devices QC and QD (see Figure 16-8) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.









16.2.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shootthrough current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 16-5 for an illustration. The lower seven bits of the ECCP1DEL register (Register 16-2) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

16.2.7 ENHANCED PWM AUTO-SHUTDOWN

When the CCP1 is programmed for any of the enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the enhanced PWM output pins into a defined shutdown state when a shutdown event occurs. A shutdown event can be caused by either of the two comparator modules or a low level on the RB0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low digital signal on the RB0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (bits <6:4> of the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/ P1D) may be set to drive high, drive low, or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0				
	bit 7							bit 0				
bit 7	PRSEN: PWM Restart Enable bit											
	1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown ever goes away; the PWM restarts automatically											
	0				cleared in so	oftware to re	estart the PV	M				
bit 6-0	PDC<6:0>:	PWM Dela	y Count bits									
		· ·	, ,	s between the it transition	he schedule is active.	d time when	a PWM sig	nal should				
	Legend:											
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	'0'				
	- n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown				

REGISTER 16-2: ECCP1DEL: ECCP1 DELAY REGISTER

'0' = Bit is cleared

REGISTER 16-3: ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

	•••••												
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0					
	bit 7							bit 0					
bit 7	ECCPASE:	ECCP Auto	-Shutdown	Event Status	bit								
		outputs are o											
	1 = A shutd	lown event h	as occurred	; ECCP outp	outs are in s	hutdown sta	te						
bit 6-4	ECCPAS<2	2:0>: ECCP	Auto-Shutdo	own Source S	Select bits								
	000 = Auto-	-shutdown is	disabled										
		01 = Comparator 1 output											
		010 = Comparator 2 output 011 = Either Comparator 1 or 2											
	011 = Eitne 100 = RB0	r Comparato	or 1 or 2										
		or Compara	tor 1										
		or Compara											
	111 = RB0	or Compara	tor 1 or Corr	parator 2									
bit 3-2	PSSACn: F	Pins A and C	Shutdown	State Contro	bits								
	00 = Drive	pins A and C	c to '0'										
		pins A and C											
	1x = Pins A	and C tri-st	ate										
bit 1-0	PSSBDn: F	Pins B and D	Shutdown	State Contro	bits								
		pins B and D											
		01 = Drive pins B and D to '1'											
	1x = Pins B	and D tri-st	ate										
	Legend:]					
	R = Readal	ole bit	W = W	ritable bit	U = Unim	plemented b	oit. read as '	0'					
							,	-					

'1' = Bit is set

- n = Value at POR

x = Bit is unknown

16.2.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-11), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is cleared. If PRSEN = 0 (Figure 16-12), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

16.2.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper Output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 16-11: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)





FIGURE 16-12: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



16.2.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

- 1. Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRISB bits.
- 2. Set the PWM period by loading the PR2 register.
- Configure the ECCP1 module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 4. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 5. For Half-Bridge Output mode, set the deadband delay by loading ECCP1DEL<6:0> with the appropriate value.
- 6. If auto-shutdown operation is required, load the ECCPAS register:
 - Select the auto-shutdown sources using the ECCPAS<2:0> bits.
 - Select the shutdown states of the PWM output pins using PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCPAS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.

- 7. If auto-restart operation is required, set the PRSEN bit (ECCP1DEL<7>).
- 8. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 9. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMR2 overflows (TMR2IF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRISB bits.
 - Clear the ECCPASE bit (ECCP1AS<7>).

16.2.10 EFFECTS OF A RESET

Both Power-on and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		all o	e on ther sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TRISC	PORTC Data Direction Register									1111	1111	1111
TRISE	PORTE Data Direction Register								1111	1111	1111	1111
TRISG	—	— — PORTG Data Direction Register								1111	1	1111
TMR2	Timer2 Mod	ule Register							0000	0000	0000	0000
PR2	Timer2 Mod	ule Period R	egister						1111	1111	1111	1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
CCPR1L	Capture/Cor	mpare/PWM	Register 1	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Cor	mpare/PWM	Register 1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000	0000	0000	0000
ECCP1AS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000	0000	0000	0000
ECCP1DEL	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000	0000	uuuu	uuuu

TABLE 16-3:REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

NOTES:

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The ${\rm I}^2{\rm C}$ interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

17.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

17.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RF7/SS

Figure 17-1 shows the block diagram of the MSSP module when operating in SPI mode.





17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
	SMP	CKE	D/A	Р	S	R/W	UA	BF			
	bit 7							bit 0			
bit 7 bit 6	SMP: Sample bit SPI Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. CKE: SPI Clock Edge Select bit When CKP = 0: 1 = Data transmitted on rising edge of SCK 0 = Data transmitted on falling edge of SCK When CKP = 1: 1 = Data transmitted on falling edge of SCK										
bit 5	0 = Data tra D/A: Data/A Used in I ² C	ansmitted or									
bit 4	P: Stop bit Used in I ² C cleared.	mode only.	This bit is c	leared wher	the MSSP	module is d	isabled, SS	PEN is			
bit 3	S: Start bit Used in I ² C	mode only.									
bit 2		Write bit Inf	ormation								
bit 1	•	e Address bi mode only.	t								
bit 0	 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty 										
	Legend:										
	R = Readal - n = Value		W = Writat'1' = Bit is s		U = Unimp '0' = Bit is	lemented bi cleared	t, read as '0 x = Bit is u				

 bit 7 WCOL: Write Collision Detect bit (Transmit mode only) The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) No collision bit 6 SSPOV: Receive Overflow Indicator bit SPI Slave mode: A new byte is received while the SSPBUF register is still holding the previous data. In cass of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The use must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. bit 5 SSPEN: Synchronous Serial Port Enable bit Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 CKP: Clock Polarity Select bit eldle state for clock is a high level eldle state for clock is a low level 						·	,					
bit 7 bit 7 bit 7 WCOL: Write Collision Detect bit (Transmit mode only) 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision bit 6 SPPOY: Receive Overflow Indicator bit SPI Slave mode: 1 = A new byte is received while the SSPBUF register is still holding the previous data. In cass of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The use must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. bit 5 SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 CKP: Clock Polarity Select bit 1 = Idle state for clock is a lingh level 0 = Idle state for clock is a low level bit 4: SPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control disabled, <u>SS</u> can be used as I/O pir <t< td=""><td></td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td></t<>		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
 bit 7 WCOL: Write Collision Detect bit (Transmit mode only) 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision bit 6 SSPOV: Receive Overflow Indicator bit SPI Slave mode: 1 = A new byte is received while the SSPBUF register is still holding the previous data. In cass of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The use must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. bit 5 SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a high level 0 = Idle state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pir 0100 = SPI Slave mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = FOSC/4 Note: Bit combinations not specifically listed here are either reserved or implemented in 		WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision bit 6 SSPOV: Receive Overflow Indicator bit SPI Slave mode: 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The use must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. bit 5 SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pir 0100 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = FOSC/4 Note: Bit combinations not specifically listed here are either reserved or implemented in 		bit 7							bit 0			
 bit 6 SSPOV: Receive Overflow Indicator bit <u>SPI Slave mode:</u> A new byte is received while the SSPBUF register is still holding the previous data. In cass of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The use must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. bit 5 SSPEN: Synchronous Serial Port Enable bit Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 CKP: Clock Polarity Select bit I alde state for clock is a high level I dle state for clock is a low level bit 3-0 SSPM3: SSPM0: Synchronous Serial Port Mode Select bits Slo11 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pir SPI Master mode, clock = TMR2 output/2 SPI Master mode, clock = FOSC/64 SPI Master mode, clock = FOSC/16 SPI Master mode, clock = FOSC/14 	bit 7	1 = The S cleare	SPBUF regi d in software	ster is writte			nitting the p	revious wor	d (must be			
 transmission) is initiated by writing to the SSPBUF register. bit 5 SSPEN: Synchronous Serial Port Enable bit = Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins = Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 CKP: Clock Polarity Select bit = Idle state for clock is a high level = Idle state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pir 0100 = SPI Slave mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 	bit 6	 <u>SPI Slave mode:</u> 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow 										
 1 = Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 Note: Bit combinations not specifically listed here are either reserved or implemented in 		Note:							eption (and			
 bit 4 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/4 Note: Bit combinations not specifically listed here are either reserved or implemented in 	bit 5	1 = Enable	es serial port	and configu	res SCK, SE			ial port pins				
 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 Note: Bit combinations not specifically listed here are either reserved or implemented in 		Note:	When enab	led, these p	ins must be	properly cor	nfigured as i	nput or outp	out.			
 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 Note: Bit combinations not specifically listed here are either reserved or implemented in 	bit 4	1 = Idle sta	ate for clock i	s a high leve								
	bit 3-0	SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control disabled, <u>SS</u> can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4										
		NOLE.			concarry 115			ived of intpl				

REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a Transmit/Receive Shift register (SSPSR) and a Buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the Write Collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

17.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISF<7> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

17.3.4 TYPICAL CONNECTION

Figure 17-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- · Master sends dummy data Slave sends data




FIGURE 17-2: SPI MASTER/SLAVE CONNECTION

17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication, as shown in Figure 17-3, Figure 17-5 and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 17-3: SPI MODE WAVEFORM (MASTER MODE)

17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

17.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The data latch must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When


the \overline{SS} pin goes high, the SDO pin is no longer driven even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.









FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

FIGURE 17-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



17.3.8 SLEEP OPERATION

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from Sleep. After the device returns to normal mode, the module will continue to transmit/receive data.

In Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from Sleep.

17.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.3.10 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 17-1: SPI BUS MODES

Standard SPI Mode	Control Bits State					
Terminology	СКР	CKE				
0, 0	0	1				
0, 1	0	0				
1, 0	1	1				
1, 1	1	0				

There is also a SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
TRISC	PORTC Dat	a Direction R	egister						1111 1111	1111 1111
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111	uuuu uuuu
SSPBUF	Synchronou	is Serial Port	Receive Bu	uffer/Trans	mit Registe	r			xxxx xxxx	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

17.4 I²C Mode


The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 17-7: MSSP BLOCK DIAGRAM (I²C MODE)



17.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower six bits of the SSPSTAT are readonly. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in I^2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-3:	SSPSTAT	: MSSP ST	ATUS REG	SISTER (I ²	² C MODE)							
	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
	SMP	CKE	D/A	Р	S	R/W	UA	BF				
	bit 7							bit 0				
bit 7	SMD. Slow	/ Rate Contr	ol hit									
		or Slave mod										
	1 = Slew ra	ate control d	isabled for S			100 kHz and	1 MHz)					
			nabled for H	igh-Speed i	mode (400 k	(Hz)						
bit 6		bus Select bi										
	1 = Enable	SMBus spe SMBus spe	cific inputs									
bit 5		Address bit										
	<u>In Master r</u> Reserved.	n <u>Master mode:</u> leserved.										
	In Slave m		ast byte rece	ived or tran	smitted was	e data						
			ast byte rece									
bit 4	P: Stop bit											
		es that a Sto t was not de	p bit has be tected last	en detected	l last							
	Note:	This bit is c	leared on Re	eset and wh	nen SSPEN	is cleared.						
bit 3	S: Start bit											
		es that a Sta it was not de	rt bit has be tected last	en detected	d last							
	Note: This bit is cleared on Reset and when SSPEN is cleared.											
bit 2	R/W: Read	I/Write bit Inf	formation (I ²	C mode on	ly)							
	<u>In Slave m</u> 1 = Read	<u>ode:</u>										
	1 = Keau 0 = Write											
	Note:					g the last ade Start bit, Stop						
	In Master r	node:				•						
		nit is in prog										
	0 = Transn Note:	nit is not in p	-			r ACKEN will	indiaata if t					
		in Idle mod	e.				indicate ii ti					
bit 1	•		it (10-bit Slav		• /							
	0 = Addres	s does not r	need to be up		e address in	the SSPADE) register					
bit 0		Full Status b	bit									
		e complete,	SSPBUF is ete, SSPBUI									
	In Receive	mode:										
	1 = Data transmit in progress (does not include the \overrightarrow{ACK} and Stop bits), SSPBUF is full 0 = Data transmit complete (does not include the \overrightarrow{ACK} and Stop bits), SSPBUF is empty											
	Legend:]				
	R = Reada	ble bit	W = Writab	le bit	U = Unimr	lemented bit	read as 'O'					
	i – i eaua				0 – 0mm		, 1000 05 0					

REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision

In Slave Transmit mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

bit 5 SSPEN: Synchronous Serial Port Enable bit

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- $\scriptscriptstyle 0$ = Disables serial port and configures these pins as I/O port pins
 - **Note:** When enabled, the SDA and SCL pins must be properly configured as input or output.
- bit 4 CKP: SCK Release Control bit
 - In Slave mode:
 - 1 = Release clock
 - 0 = Holds clock low (clock stretch), used to ensure data setup time

In Master mode:

Unused in this mode.

bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

- $1111 = I^2C$ Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- $1011 = I^2C$ Firmware Controlled Master mode (slave Idle)
- $1000 = I^2C$ Master mode, clock = Fosc/(4 * (SSPADD + 1))
- $0111 = I^2C$ Slave mode, 10-bit address
- $0110 = I^2C$ Slave mode, 7-bit address
 - **Note:** Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

Legend:

Legena.			
R = Readable bit	R = Readable bit W = Writable bit		bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
	bit 7							bit
bit 7	GCEN: General Call Enable bit (Slave mode only)							
	 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR 0 = General call address disabled 							
bit 6	ACKSTAT: Acknowledge Status bit (Master Transmit mode only)							
	 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave 							
bit 5	ACKDT: A	cknowledge D	0ata bit (Mas	ter Receive	mode only)			
	1 = Not Acknowledge0 = Acknowledge							
	Note:	Value that w the end of a		itted when th	e user initia	tes an Ack	nowledge s	equence a
bit 4	ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only)							
	1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit Automatically cleared by hardware.							
h it O		wledge seque						
bit 3	RCEN: Receive Enable bit (Master Mode only) 1 = Enables Receive mode for I ² C							
	0 = Receive Idle							
bit 2	PEN: Stop Condition Enable bit (Master mode only)							
	 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Stop condition Idle 							
bit 1	RSEN: Repeated Start Condition Enabled bit (Master mode only)							
	 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware 0 = Repeated Start condition Idle 							
bit 0	SEN: Start Condition Enabled/Stretch Enabled bit							
	In Master mode: 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Start condition Idle							
	In Slave mode:							
	 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is disabled 							
	Legend:							
	R = Read	able bit	$W = W_{I}$	ritable bit	U = Unim	olemented	bit, read as	'0'
	- n = Valu	e at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is u	unknown

I, RSEN, SEN: If the P C module is not in the idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Master mode, clock = OSC/4 (SSPADD + 1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The buffer full bit BF is set.
- 3. An ACK pulse is generated.
- MSSP interrupt flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

17.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See **Section 17.4.4** "**Clock Stretching**" for more detail.


17.4.3.3 Transmission


When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low, regardless of SEN (see Section 17.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-9).


The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not \overline{ACK}), then the data transfer is complete. In this case, when the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.









17.4.4 CLOCK STRETCHING

Both 7- and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

17.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 17-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

17.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

17.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-9).

Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.


17.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode, and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 17-11).


17.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCL output is forced to '0'. However, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 17-12).









17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-15).





17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP interrupt flag bit, SSPIF, to be set (SSP interrupt if enabled):

- Start Condition
- Stop Condition
- Data Transfer Byte Transmitted/Received
- Acknowledge Transmit
- Repeated Start



17.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate a receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 17.4.7 "Baud Rate Generator"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop enable bit PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

17.4.7 BAUD RATE GENERATOR

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 17-3: I²C CLOCK RATE w/BRG


Fcy	FcY*2	BRG Value	FSCL (2 Rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz ⁽¹⁾
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	64h	100 kHz
4 MHz	8 MHz	0Ah	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz ⁽¹⁾
1 MHz	2 MHz	0Ah	100 kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details but may be used with care where higher rates are required by the application.

17.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 17-18).





17.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Condition Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.


Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

17.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.

FIGURE 17-19: FIRST START BIT TIMING



17.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - 2: A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 17-20: REPEAT START CONDITION WAVEFORM



17.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter #106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter #107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an \overline{ACK} bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-21).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

17.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

17.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

17.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call) or when the slave has properly received its data.

17.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

17.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


17.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

17.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-23).

17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

17.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-24).

17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-23: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 17-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



17.4.14 SLEEP OPERATION

While in Sleep mode, the I²C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

17.4.15 EFFECT OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

17.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I^2C port to its Idle state (Figure 17-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register or the bus is Idle and the S and P bits are cleared.

FIGURE 17-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



17.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 17-26).
- b) SCL is sampled low before SDA is asserted low (Figure 17-27).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set, and
- the MSSP module is reset to its Idle state (Figure 17-26).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to '0'. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to '0' and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






FIGURE 17-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









17.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to '0'. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 17-29). If SDA is sampled high, the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 17-30).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.





FIGURE 17-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)

FIGURE 17-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



17.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to '0'. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 17-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-32).

FIGURE 17-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 17-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



NOTES:

18.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on sync break reception and 12-bit break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The USART can be configured in the following modes:

- Asynchronous (full-duplex) with:
 - Auto-wake-up on character reception
 - Auto-baud calibration
 - 12-bit break character transmission
- Synchronous Master (half-duplex) with selectable clock polarity
- Synchronous Slave (half-duplex) with selectable clock polarity

In order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter:

- SPEN (RCSTA<7>) bit must be set (= 1),
- TRISC<6> bit must be set (= 1), and
- TRISC<7> bit must be set (= 1).



The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are detailed on the following pages in Register 18-1, Register 18-2 and Register 18-3, respectively.

	N-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W
CS	RC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9
bi	t 7							bit (
CSR	C: Clo	ck Source S	Select hit					
		ous mode:						
	t care.							
		<u>us mode:</u>						
				d internally f	rom BRG)			
		mode (clocł		nal source)				
-		Transmit En						
		s 9-bit trans s 8-bit trans						
-		nsmit Enabl						
		nit enabled	0.51					
0 = .	Transr	nit disabled						
No	ote:	SREN/CR	EN override	s TXEN in S	ync mode.			
SYN	C: US	ART Mode	Select bit					
1 =	Synch	ronous moc	le					
0 = 1	Asyncl	hronous mo	de					
-	-	end Break (Character bi	t				
		<u>ous mode:</u> svpc brook (on novt tran	emission (cl	pared by bar	dwara upan	completion)	
		break transn			eareu by fiar	uware upon	completion)	
	-	us mode:		•				
	t care.							
BRG	H: Hig	gh Baud Rat	e Select bit					
		ous mode:						
	High s Low sp	•						
		us mode:						
		this mode.						
TRM	T: Tra	nsmit Shift I	Register Sta	tus bit				
	TSR e							
	TSR fi							
0 = .								
0 = ⁻ TX9I): 9th	bit of Trans dress/data b		. L . i.e.				

'1' = Bit is set

'0' = Bit is cleared

REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

- n = Value at POR

x = Bit is unknown

RCSTA: R	ECEIVE S	TATUS AN	ID CONTR	OL REGIS	TER								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x						
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D						
bit 7							bit 0						
	al Dart Frai												
			DY/DT and	TV/CK ning		ort pipe)							
	-			i i A/OR pina	as senai po	on pins)							
RX9: 9-bit l													
	•												
SREN: Sing	gle Receive	Enable bit											
Asynchrone Don't care.	<u>ous mode</u> :												
	us mode – N	laster:											
1 = Enable	es single rec	eive											
			complete.										
		-	oompiotoi										
Don't care.													
		ceive Enable	e bit										
-													
-													
			ntil enable bi	t CREN is cl	eared (CRE	N overrides	SREN)						
			+										
				ot and loads t	he receive b	ouffer when F	RSR<8>						
	as addrass (tetection al	l hvtos aro r	eceived and	ninth hit ca	n ha usad a	s parity bit						
			-				s parity bit						
Don't care.			+										
	-												
		be updated	by reading	RCREG reg	ister and re	ceiving next	valid byte)						
	0	vit											
			bv clearing	bit CREN)									
			.,	,									
RX9D: 9th	bit of Receiv	ed Data											
This can be	e an address	/data bit or	a parity bit a	ind must be	calculated b	oy user firmw	/are.						
Legend:]						
-	ble bit	W = W	/ritable bit	U = Unin	plemented	bit, read as	'0'						
		'1' = B	it is set		•								
	R/W-0 SPEN bit 7 SPEN: Ser 1 = Serial 0 = Serial RX9: 9-bit 1 = Select: 0 = Select: SREN: Sin Asynchrono 1 = Enable 0 = Disable This bit is of Synchrono 1 = Enable 0 = Disable Synchrono 1 = Enable 0 = Disable Synchrono 1 = Enable 0 = Disable Synchrono 1 = Enable 0 = Disable ADDEN: A Asynchrono 1 = Enable 0 = Disable Synchrono 1 = Enable 0 = Disable ADDEN: A Asynchrono 1 = Enable 0 = Disable Synchrono 1 = Enable 0 = Disable ADDEN: A Asynchrono 1 = Enable 0 = Disable Asynchrono 1 = Enable 0 = No frat 0 = No frat	R/W-0 R/W-0 SPEN RX9 bit 7 SPEN: Serial Port Enall 1 = Serial port disabled RX9: 9-bit Receive Enall 1 = Selects 9-bit recep 0 = Serial port disabled RX9: 9-bit Receive Enall 1 = Selects 9-bit recep 0 = Selects 8-bit recep SREN: Single Receive Asynchronous mode: Don't care. Synchronous mode – M 1 = Enables single rec 0 = Disables single rec 1 = Enables single rec 0 = Disables single rec 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 1 = Enables continuou 0 = Disables continuou 0 = Disables continuou ADDEN: Address Dete Asynchronous mode 9- 1 = Enables address of is set 0 = Disables address of is set 0 = Disables address of 1 = Framing error (cand 1 = Overrun erro	R/W-0 R/W-0 R/W-0 SPEN RX9 SREN bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures) 0 = Serial port disabled (held in Reference) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: - Master: 1 = Enables single receive 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables continuous receive ur 0 = Disables address detection, enalities set 0 = Disables address detection, enalities set 0 = Disables address detection, all Asynchronous mode 9-bit (RX9 = 0 <td colspant<="" td=""><td>R/W-0R/W-0R/W-0R/W-0SPENRX9SRENCRENbit 7SPEN: Serial Port Enable bit1 = Serial port enabled (configures RX/DT and 0 = Serial port disabled (held in Reset)RX9: 9-bit Receive Enable bit1 = Selects 9-bit reception0 = Selects 8-bit receptionSREN: Single Receive Enable bitAsynchronous mode: Don't care.Synchronous mode – Master: 1 = Enables single receive1 = Enables single receive0 = Disables single receiveThis bit is cleared after reception is complete.Synchronous mode – Slave: Don't care.CREN: Continuous Receive Enable bitAsynchronous mode: 1 = Enables receiver1 = Enables receiver0 = Disables receiver1 = Enables continuous receive until enable biAsynchronous mode: 1 = Enables continuous receiveADDEN: Address Detect Enable bitAsynchronous mode 9-bit (RX9 = 1):1 = Enables address detection, enables interrup is set0 = Disables address detection, all bytes are in Asynchronous mode 9-bit (RX9 = 0): Don't care.FERR: Framing Error bit 1 = Framing error (can be updated by reading 0 = No framing errorOERR: Overrun Error bit1 = Overrun errorRX9D: 9th bit of Received Data This can be an address/data bit or a parity bit aLegend: R = Readable bitW = Writ</td><td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SPEN RX9 SREN CREN ADDEN bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pinston SPEN: Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: 1 = Enables single receive 0 = Disables receiver 0 = Disables receiver 1 = Enables continuous Receive enable bit Asynchronous mode: 1 = Enables continuous receive until enable bit CREN is clooper to bit 1 = Enables continuous receive until enable bit CREN is clooper to bit 2 = Disables continuous receive until enable bit CREN is clooper to bit 3 = Enables address detection, all bytes are received and Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, all bytes are received and Asynchronous mode 9-bit</td><td>SPEN RX9 SREN CREN ADDEN FERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive Don't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables continuous receive until enable bit CREN is cleared (CRE 0 = Disables continuous receive Address Detect Enable bit Asynchronous mode: 1 = Enables address detection, enables interrupt and loads the receive B is set 0 = Disables address detection, all bytes are received and ninth bit ca Asynchronous mode 9-bit (RX9 = 0): Don't care.<td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-0 SPEN RX9 SREN CREN ADDEN FERR OERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit Asynchronous mode: Dott care. Synchronous mode: Dott care. Synchronous mode: Dott care. Synchronous mode: Synchronous mode: Dott care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 Dott care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 I = Enables continuous receive until enable bit CREN is cleared (CREN overrides Dott care. Asynchronous mode: 1 <td colspanetic="" continuous="" receive<="" td=""></td></td></td></td>	<td>R/W-0R/W-0R/W-0R/W-0SPENRX9SRENCRENbit 7SPEN: Serial Port Enable bit1 = Serial port enabled (configures RX/DT and 0 = Serial port disabled (held in Reset)RX9: 9-bit Receive Enable bit1 = Selects 9-bit reception0 = Selects 8-bit receptionSREN: Single Receive Enable bitAsynchronous mode: Don't care.Synchronous mode – Master: 1 = Enables single receive1 = Enables single receive0 = Disables single receiveThis bit is cleared after reception is complete.Synchronous mode – Slave: Don't care.CREN: Continuous Receive Enable bitAsynchronous mode: 1 = Enables receiver1 = Enables receiver0 = Disables receiver1 = Enables continuous receive until enable biAsynchronous mode: 1 = Enables continuous receiveADDEN: Address Detect Enable bitAsynchronous mode 9-bit (RX9 = 1):1 = Enables address detection, enables interrup is set0 = Disables address detection, all bytes are in Asynchronous mode 9-bit (RX9 = 0): Don't care.FERR: Framing Error bit 1 = Framing error (can be updated by reading 0 = No framing errorOERR: Overrun Error bit1 = Overrun errorRX9D: 9th bit of Received Data This can be an address/data bit or a parity bit aLegend: R = Readable bitW = Writ</td> <td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SPEN RX9 SREN CREN ADDEN bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pinston SPEN: Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: 1 = Enables single receive 0 = Disables receiver 0 = Disables receiver 1 = Enables continuous Receive enable bit Asynchronous mode: 1 = Enables continuous receive until enable bit CREN is clooper to bit 1 = Enables continuous receive until enable bit CREN is clooper to bit 2 = Disables continuous receive until enable bit CREN is clooper to bit 3 = Enables address detection, all bytes are received and Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, all bytes are received and Asynchronous mode 9-bit</td> <td>SPEN RX9 SREN CREN ADDEN FERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive Don't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables continuous receive until enable bit CREN is cleared (CRE 0 = Disables continuous receive Address Detect Enable bit Asynchronous mode: 1 = Enables address detection, enables interrupt and loads the receive B is set 0 = Disables address detection, all bytes are received and ninth bit ca Asynchronous mode 9-bit (RX9 = 0): Don't care.<td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-0 SPEN RX9 SREN CREN ADDEN FERR OERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit Asynchronous mode: Dott care. Synchronous mode: Dott care. Synchronous mode: Dott care. Synchronous mode: Synchronous mode: Dott care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 Dott care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 I = Enables continuous receive until enable bit CREN is cleared (CREN overrides Dott care. Asynchronous mode: 1 <td colspanetic="" continuous="" receive<="" td=""></td></td></td>	R/W-0R/W-0R/W-0R/W-0SPENRX9SRENCRENbit 7SPEN: Serial Port Enable bit1 = Serial port enabled (configures RX/DT and 0 = Serial port disabled (held in Reset)RX9: 9-bit Receive Enable bit1 = Selects 9-bit reception0 = Selects 8-bit receptionSREN: Single Receive Enable bitAsynchronous mode: Don't care.Synchronous mode – Master: 1 = Enables single receive1 = Enables single receive0 = Disables single receiveThis bit is cleared after reception is complete.Synchronous mode – Slave: Don't care.CREN: Continuous Receive Enable bitAsynchronous mode: 1 = Enables receiver1 = Enables receiver0 = Disables receiver1 = Enables continuous receive until enable biAsynchronous mode: 1 = Enables continuous receiveADDEN: Address Detect Enable bitAsynchronous mode 9-bit (RX9 = 1):1 = Enables address detection, enables interrup is set0 = Disables address detection, all bytes are in Asynchronous mode 9-bit (RX9 = 0): Don't care.FERR: Framing Error bit 1 = Framing error (can be updated by reading 0 = No framing errorOERR: Overrun Error bit1 = Overrun errorRX9D: 9th bit of Received Data This can be an address/data bit or a parity bit aLegend: R = Readable bitW = Writ	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SPEN RX9 SREN CREN ADDEN bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pinston SPEN: Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: 1 = Enables single receive 0 = Disables receiver 0 = Disables receiver 1 = Enables continuous Receive enable bit Asynchronous mode: 1 = Enables continuous receive until enable bit CREN is clooper to bit 1 = Enables continuous receive until enable bit CREN is clooper to bit 2 = Disables continuous receive until enable bit CREN is clooper to bit 3 = Enables address detection, all bytes are received and Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, all bytes are received and Asynchronous mode 9-bit	SPEN RX9 SREN CREN ADDEN FERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port 0 = Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive Don't care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables continuous receive until enable bit CREN is cleared (CRE 0 = Disables continuous receive Address Detect Enable bit Asynchronous mode: 1 = Enables address detection, enables interrupt and loads the receive B is set 0 = Disables address detection, all bytes are received and ninth bit ca Asynchronous mode 9-bit (RX9 = 0): Don't care. <td>R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-0 SPEN RX9 SREN CREN ADDEN FERR OERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit Asynchronous mode: Dott care. Synchronous mode: Dott care. Synchronous mode: Dott care. Synchronous mode: Synchronous mode: Dott care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 Dott care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 I = Enables continuous receive until enable bit CREN is cleared (CREN overrides Dott care. Asynchronous mode: 1 <td colspanetic="" continuous="" receive<="" td=""></td></td>	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-0 SPEN RX9 SREN CREN ADDEN FERR OERR bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 Serial port disabled (held in Reset) RX9: 9-bit Receive Enable bit Asynchronous mode: Dott care. Synchronous mode: Dott care. Synchronous mode: Dott care. Synchronous mode: Synchronous mode: Dott care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 Dott care. CREN: Continuous Receive Enable bit Asynchronous mode: 1 I = Enables continuous receive until enable bit CREN is cleared (CREN overrides Dott care. Asynchronous mode: 1 <td colspanetic="" continuous="" receive<="" td=""></td>					

R 18-3:	BAUDCU	A. DAUD P	RATE CON		JIJIER			
	U-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
		RCIDL	—	SCKP	BRG16	—	WUE	ABDEN
	bit 7							bit 0
bit 7	Unimplem	ented: Rea	d as '0'					
bit 6	-		ation Idle Sta	tus bit				
	1 = Receiv	e operation e operation	is Idle					
bit 5	Unimplem	ented: Rea	d as '0'					
bit 4	SCKP: Syr	chronous C	lock Polarity	Select bit				
	Asynchrone Unused in	ous mode:	,					
		te for clock	(CK) is a hig (CK) is a lov					
bit 3	1 = 16-bit E	Baud Rate C	ate Register Generator – S enerator – S	SPBRGH ar	nd SPBRG (Compatible	mode), SP	BRGH value	ignored
bit 2	Unimplem	ented: Rea	d as '0'					
bit 1	WUE: Wak	e-up Enable	e bit					
	in harc	T will contin Iware on fol not monitor us mode:	ue to sample lowing rising ed or rising o	edge	– interrupt ge ed	enerated on	falling edge	; bit cleared
bit 0			etect Enable	hit				
DIT U	Asynchron			bit				
	1 = Enable (55h);	e baud rate cleared in h	measuremei ardware upo ement disab	on completio		– requires i	eception of	a sync fielc
	<u>Synchrono</u> Unused in t							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 18-3: BAUDCON: BAUD RATE CONTROL REGISTER

18.1 USART Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the USART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 also control the baud rate. In Synchronous mode, bit BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this,

the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

18.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

C	onfiguration B	its		Devid Data Farmula
SYNC	BRG16	BRGH	BRG/USART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]
0	0	1	8-bit/Asynchronous	$ \sum_{n=1}^{n} \frac{1}{n} \left[\frac{1}{n} + \frac{1}{n} \right] $
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]
0	1	1	16-bit/Asynchronous	
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]
1	1 1 x		16-bit/Synchronous	

TABLE 18-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = Value of SPBRGH:SPBRG register pair

EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

For a device with Fo	DSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
Desired Baud Rate	= Fosc/(64 ([SPBRGH:SPBRG] + 1))
Solving for SPBRGI	H:SPBRG:
Х	= ((FOSC/Desired Baud Rate)/64) – 1
	= ((1600000/9600)/64) - 1
	= [25.042] = 25
Calculated Baud Rat	te= 1600000/(64 (25 + 1))
	= 9615
Error	= (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate
	= (9615 - 9600)/9600 = 0.16%

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
BAUDCON	_	RCIDL	_	SCKP	BRG16	-	WUE	ABDEN	-1-0 0-00	-1-0 0-00
SPBRGH	Baud Rate Generator Register, High Byte								0000 0000	0000 0000
SPBRG	G Baud Rate Generator Register, Low Byte									0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

					SYNC	= 0, BRGH	I = 0, BRG	616 = 0					
BAUD	Fosc	= 40.000	0 MHz	Fosc = 20.000 MHz			Foso	: = 10.000	MHz	Fos	Fosc = 8.000 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	_						_			_		_	
1.2	—	_	—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103	
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51	
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12	
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	_	_	
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_	
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_	

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES

	SYNC = 0, BRGH = 0, BRG16 = 0										
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz		
RATE (K)	(K) Actual % Rate Error (K)		SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51		
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12		
2.4	2.404	0.16	25	2403	-0.16	12	—	—	—		
9.6	8.929	-6.99	6	—	_	—	_	_	—		
19.2	20.833	8.51	2	—	_	—	—	_	_		
57.6	62.500	8.51	0	—	_	_	—	_	_		
115.2	62.500	-45.75	0	_	_	_	—	_	_		

					SYNC	= 0, BRGH	i = 1, BRG	16 = 0				
BAUD RATE	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc	= 10.000) MHz	Fos	c = 8.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	Rate % value		Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_	_	_	_	_	_	_	_	_	_	_	_
1.2	—	—	—	—	—	—	—	—	—	—	—	—
2.4		—		—	_	—	2.441	1.73	255	2403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	—	—

		SYNC = 0, BRGH = 1, BRG16 = 0										
BAUD RATE	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)			
0.3	—						300	-0.16	207			
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51			
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25			
9.6	9.615	0.16	25	9615	-0.16	12	—	—	—			
19.2	19.231	0.16	12	—	—	—	—	—	—			
57.6	62.500	8.51	3	—	_	—	—	—	—			
115.2	125.000	8.51	1		_	—			—			

					SYNC	= 0, BRGH	RGH = 0, BRG16 = 1							
BAUD RATE	Fosc	= 40.000	0 MHz	Fosc	= 20.000	0 MHz	Fosc	= 10.000) MHz	Fos	c = 8.000	MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)											
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	300	-0.04	1665		
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1201	-0.16	415		
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2403	-0.16	207		
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51		
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25		
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8		
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	—	—		

	57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	Ę
	115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	1
1											
				S	YNC = 0, E	BRGH = 0	, BRG16 =	1			
	BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Foso	c = 1.000	MHz	
	RATE	Actual		SPBRG	Actual		SPBRG	Actual		SPBRG	
	(K)	Rate (K)	% Error	value (decimal)	Rate (K)	% Error	value (decimal)	Rate (K)	% Error	value (decimal)	
	(k)			value							
		(K)	Error	value (decimal)	(K)	Error	(decimal)	(K)	Error	(decimal)	
	0.3	(K) 0.300	Error 0.04	value (decimal) 832	(K) 300	Error -0.16	(decimal) 415	(K) 300	Error -0.16	(decimal) 207	
	0.3	(K) 0.300 1.202	Error 0.04 0.16	value (decimal) 832 207	(K) 300 1201	Error -0.16 -0.16	(decimal) 415 103	(K) 300 1201	Error -0.16 -0.16	(decimal) 207 51	

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

19.2	19.231	0.16	12	—		—	—		—			
57.6	62.500	8.51	3	—	_	—	—		—			
115.2	125.000	8.51	1	_		—	_		—			
r	1											
				SYNC = 0,	, BRGH =	= 1, BRG16	= 1 or SY	NC = 1,	BRG16 = 1			
BAUD	Fosc	= 40.000	0 MHz	Fosc	= 20.000) MHz	Fosc	= 10.000) MHz	Fos	c = 8.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2400	-0.04	832
9.6	0.000					500	0.045	0.40	259	0045	-0.16	207
	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9615	-0.10	207
19.2	9.606 19.193	0.06 -0.03	1040 520	9.596 19.231	-0.03 0.16	520 259	9.615 19.231	0.16	259 129	9615 19230	-0.16	103
19.2 57.6												

		SYN	IC = 0, BR(GH = 1, BI	RG16 = 1	or SYNC =	= 1, BRG1	6 = 1		
BAUD RATE	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	value		% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.01	3332	300	-0.04	1665	300	-0.04	832	
1.2	1.200	0.04	832	1201	-0.16	415	1201	-0.16	207	
2.4	2.404	0.16	415	2403	-0.16	207	2403	-0.16	103	
9.6	9.615	0.16	103	9615	-0.16	51	9615	-0.16	25	
19.2	19.231	0.16	51	19230	-0.16	25	19230	-0.16	12	
57.6	58.824	2.12	16	55555	3.55	8	—	—	—	
115.2	111.111	-3.55	8	_	_	_	_	_	_	

© 2004 Microchip Technology Inc.

18.1.2 AUTO-BAUD RATE DETECT

The enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 18-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The auto-baud detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG registers. Once the 5th edge is seen (should correspond to the Stop bit), the ABDEN bit is automatically cleared.

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 18-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the USART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded.

- **Note 1:** If the WUE bit is set with the ABDEN bit, auto-baud rate detection will occur on the byte *following* the break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and USART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the auto-baud rate detection feature.

TABLE 18-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter independent of BRG16 setting.




FIGURE 18-1: AUTOMATIC BAUD RATE CALCULATION

18.2 USART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the USART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

Asynchronous mode is available in all low-power modes; it is available in Sleep mode only when autowake-up on sync break is enabled. When in PRI_IDLE mode, no changes to the Baud Rate Generator values are required; however, other low-power mode clocks may operate at another frequency than the primary clock. Therefore, the Baud Rate Generator values may need to be adjusted.

When operating in Asynchronous mode, the USART module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

18.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 18-2. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. Flag bit TXIF is not cleared immediately upon loading the Transmit Buffer register, TXREG. TXIF becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a readonly bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory so it is not available to the user.

2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.

Note:	When	BRGH	and	BRG16	bits	are	set,
	SPBR	GH:SPE	BRG r	nust be r	nore	than	'1'.

- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 18-2: USART TRANSMIT BLOCK DIAGRAM




FIGURE 18-3: ASYNCHRONOUS TRANSMISSION





FIGURE 18-4: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	x000 000x
TXREG	USART Tran	smit Register							0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON	—	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate G	Baud Rate Generator Register, High Byte								0000 0000
SPBRG	Baud Rate Generator Register, Low Byte								0000 0000	0000 0000
المسمسط										

TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

18.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-5. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an asynchronous reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an asynchronous reception with address detect enable:

1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate..

Note:	
	SPBRGH:SPBRG must be more than '1'.

- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.




FIGURE 18-5: USART RECEIVE BLOCK DIAGRAM

To set up an asynchronous transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (see Section 18.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.

- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 18-6: ASYNCHRONOUS RECEPTION




TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
RCREG	USART Rec	eive Register							0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON	_	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate C	Generator Reg		0000 0000	0000 0000					
SPBRG	Baud Rate Generator Register, Low Byte								0000 0000	0000 0000
المسمسيان										

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the USART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the USART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the USART remains in an Idle state monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a sync break or a wake-up signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 18-7) and asynchronously, if the device is in Sleep mode (Figure 18-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the USART module is in Idle mode and returns to normal operation. This signals to the user that the sync break event is over.

18.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-character

and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The sync break (or wake-up signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the USART.

18.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the USART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 18-7: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION





FIGURE 18-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



18.2.5 BREAK CHARACTER SEQUENCE

The enhanced USART module has the capability of sending the special break character sequences that are required by the LIN bus standard. The break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the break character (typically, the sync character in the LIN specification).

Note that the data value written to the TXREG for the break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-9 for the timing of the break character sequence.

18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a break, followed by an auto-baud sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the USART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the sync character into the transmit FIFO buffer.
- 5. After the break has been sent, the SENDB bit is reset by hardware. The sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

18.2.6 RECEIVING A BREAK CHARACTER

The enhanced USART module can receive a break character in two ways.

The first method forces the configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 18.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the USART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a break character, the user will typically want to enable the auto-baud rate detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.




FIGURE 18-9: SEND BREAK CHARACTER SEQUENCE

18.3 USART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit, SPEN (RCSTA<7>), is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SCKP bit (BAUDCON<5>); setting SCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

18.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 18-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a synchronous master transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 18-10: SYNCHRONOUS TRANSMISSION




FIGURE 18-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	0000 000x
TXREG	USART Tra	ansmit Regis	ter						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON	_	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	-1-0 0-00	-1-0 0-00
SPBRGH	Baud Rate Generator Register, High Byte								0000 0000	0000 0000
SPBRG	Baud Rate Generator Register, Low Byte								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

18.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a synchronous master reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.

- 3 Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception 7. is complete and an interrupt will be generated if the enable bit RCIE was set.
- Read the RCSTA register to get the 9th bit (if 8. enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

RC7/RX/DT pin		bit 0	, bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	1
RC7/TX/CK pin (SCKP = 0)		;								, , , ,
RC7/TX/CK pin (SCKP = 1)										1 1 1
Write to bit SREN										
SREN bit										
CREN bit	'0'	1	1	1	1	1	1	1	1	ťC
RCIF bit (Interrupt)			1 1 1	1 1 1		1 1 1		1 1 1	1	
Read		, 1 1	1 1 1	, , ,	, , ,	1	, , ,	1 1 1	1	
RXREG			1	1	1			1	1	

FIGURE 18-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

	-									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	0000 000x
RCREG	USART Re	ceive Registe	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON	—	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	-1-0 0-00	-1-0 0-00
SPBRGH	Baud Rate Generator Register, High Byte								0000 0000	0000 0000
SPBRG	Baud Rate	Generator Re		0000 0000	0000 0000					
Legend:	x = unknow	/n - = unimn	emented r	vnchronous	master recepti	on				

= unimplemented, read as '0'. Shaded cells are not used for synchronous master reception

18.4 USART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

18.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a synchronous slave transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	x000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREG	USART Trar	nsmit Register							0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON	- RCIDL - SCKP BRG16 - WUE ABDEN							-1-1 0-00	-1-1 0-00	
SPBRGH	Baud Rate Generator Register, High Byte								0000 0000	0000 0000
SPBRG	Baud Rate Generator Register, Low Byte									0000 0000

TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

18.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a synchronous slave reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 0000	0000 000x
RCREG	USART Rece	eive Register							0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON	N - RCIDL - SCKP BRG16 - WUE ABDEN							-1-0 0-00	-1-0 0-00	
SPBRGH	Baud Rate Generator Register, High Byte								0000 0000	0000 0000
SPBRG	Baud Rate Generator Register, Low Byte									0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 12 inputs for the PIC18F6X8X devices and 16 inputs for the PIC18F8X8X devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

A new feature for the A/D converter is the addition of programmable acquisition time. This feature allows the user to select a new channel for conversion and to set the GO/DONE bit immediately. When the GO/DONE bit is set, the selected channel is sampled for the programmed acquisition time before a conversion is actually started. This removes the firmware overhead that may have been required to allow for an acquisition (sampling) period (see Register 19-3 and Section 19.4 "Selecting the A/D Conversion Clock"). The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 19-1: ADCON0 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-2 CHS3:CHS0: Analog Channel Select bits

- 0000 = Channel 0 (AN0) 0001 = Channel 1 (AN1) 0010 = Channel 2 (AN2) 0011 = Channel 3 (AN3) 0100 = Channel 4 (AN4) 0101 = Channel 5 (AN5)
- 0110 = Channel 6 (AN6)
- 0111 = Channel 7 (AN7)
- 1000 = Channel 8 (AN8)
- 1001 = Channel 9 (AN9)
- 1010 = Channel 10 (AN10)
- 1011 = Channel 11 (AN11)
- 1100 = Channel 12 (AN12)(1)
- 1101 = Channel 13 (AN13)⁽¹⁾
- 1110 = Channel 14 (AN14)(1)
- 1111 = Channel 15 (AN15)⁽¹⁾
- bit 1 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress. This bit is automatically cleared when the A/D conversion is complete.
- 0 = A/D Idle

bit 0 ADON: A/D On bit

- 1 = A/D converter module is enabled
- 0 = A/D converter module is disabled and consumes no current

Note 1: These channels are only available on PIC18F8X8X devices.

Legend:

Legena.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

REGISTER 19-2: ADCON1 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 VCFG1:VCFG0: Voltage Reference Configuration bits

	A/D VREF+	A/D VREF-				
0 0	Avdd	Avss				
01	External VREF+	Avss				
10	Avdd	External VREF-				
11	External VREF+	External VREF-				

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

	AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
0000	Α	А	Α	Α	А	А	Α	А	Α	А	А	Α	А	Α	А	Α
0001	D	D	А	А	А	А	А	А	А	А	А	А	А	А	А	Α
0010	D	D	D	А	А	А	А	А	А	А	А	А	А	А	А	А
0011	D	D	D	D	А	А	А	А	А	А	А	А	А	А	А	А
0100	D	D	D	D	D	А	А	А	А	А	А	А	А	А	А	А
0101	D	D	D	D	D	D	А	А	А	А	А	А	А	А	А	А
0110	D	D	D	D	D	D	D	А	А	А	А	А	А	А	А	А
0111	D	D	D	D	D	D	D	D	А	А	А	А	А	А	А	А
1000	D	D	D	D	D	D	D	D	D	А	А	А	А	А	А	А
1001	D	D	D	D	D	D	D	D	D	D	А	А	А	А	А	А
1010	D	D	D	D	D	D	D	D	D	D	D	А	А	А	А	А
1011	D	D	D	D	D	D	D	D	D	D	D	D	А	А	А	А
1100	D	D	D	D	D	D	D	D	D	D	D	D	D	А	А	А
1101	D	D	D	D	D	D	D	D	D	D	D	D	D	D	А	А
1110	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	А
1111	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input D = Digital I/O

Shaded cells = Additional channels available on the PIC18F8X8X devices

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

Note: Channels AN15 through AN12 are not available on the 68-pin devices.

PIC18F6585/8585/6680/8680

REGISTER 19-3:	ADCON2	REGISTER	ł					
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
	bit 7							bit 0
bit 7	ADFM: A/D	Result For	mat Select b	oit				
	1 = Right ju 0 = Left jus							
bit 6		ented: Rea	d as '0'					
bit 5-3	ACQT2:AC	:QT0: A/D A	Acquisition T	ime Select b	oits			
	000 = 0 T A	_D (1)	·					
	001 = 2 TA							
	010 = 4 TA							
	011 = 6 TA							
	100 = 8 TA 101 = 12 T	_						
	101 = 12 T. 110 = 16 T.							
	111 = 20 T							
bit 2-0	ADCS2:AD	DCS0: A/D (Conversion (Clock Select	bits			
	000 = Fos	c/2						
	001 = FOS							
	010 = Fos				. (1)			
			ed from A/D	RC oscillato	or)(")			
	100 = Foso 101 = Foso							
	101 = FOSC 110 = FOSC							
			ed from A/D	RC oscillate	or)(1)			
						ay of one T	CY (instructio	on cycle) is
			ore the A/D c ting a conve		his allows th	NE SLEEP ins	struction to b	e executed
	Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 $\ensuremath{\textcircled{}^{\odot}}$ 2004 Microchip Technology Inc.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS) or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter which generates the result via successive approximation.




FIGURE 19-1: A/D BLOCK DIAGRAM

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 19-1. The value in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 19.1 "A/D Acquisition Requirements". After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
 - · Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)
- 5. Wait for A/D conversion to complete by either:
 - · Polling for the GO/DONE bit to be cleared

or

- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.




FIGURE 19-2: ANALOG INPUT MODEL

19.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

Note:	When	the	conversion	is	started,	the
	holding	g capa	acitor is disco	nne	ected from	n the
	input p	in.				

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-1 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 7 \ k\Omega$
Temperature	=	50°C (system max.)
VHOLD	=	0V @ time = 0

EQUATION 19-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{Tc/CHOLD}(\text{RIC} + \text{RSS} + \text{RS}))})$
or		
TC	=	-(120 pF)(1 k Ω + Rss + Rs) ln(1/2047)

EXAMPLE 19-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
Tempera	ture c	oefficient is only required for temperatures $> 25^{\circ}$ C.
TACQ	=	$2 \mu s + TC + [(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$
TC	=	-Chold (Ric + Rss + Rs) $\ln(1/2047)$
		-120 pF (1 k Ω + 7 k Ω + 2.5 k Ω) ln(0.0004885)
		-120 pF (10.5 kΩ) ln(0.0004885)
		-1.26 μs (-7.6241)
		9.61 µs
TACQ	=	$2 \mu s + 9.61 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$
		11.61 μ s + 1.25 μ s
		12.86 µs

19.2 A/D VREF+ and VREF- References

If external voltage references are used instead of the internal AVDD and AVSS sources, the source impedance of the VREF+ and VREF- voltage sources must be considered. During acquisition, currents supplied by these sources are insignificant. However, during conversion, the A/D module sinks and sources current through the reference sources. The effect of this current, as specified in parameter A50, along with source impedance must be considered to meet specified A/D resolution.

Note:	When using external voltage references
	with the A/D converter, the source imped-
	ance of the external voltage references
	must be less than 20Ω to obtain the spec-
	ified A/D resolution. Higher reference
	source impedances will increase both
	offset and gain errors. Resistive voltage
	dividers will not provide a sufficiently low
	source impedance.

To maintain the best possible performance in A/D conversions, external VREF inputs should be buffered with an operational amplifier or other low output impedance circuit.

19.3 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set, and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

19.4 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc32 Tosc
- 16 Tosc64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD (approximately 2 μ s, see parameter 130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

Note 1:	When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins config- ured as digital inputs will convert an analog input. Analog levels on a digitally
	configured input will not affect the conversion accuracy.

2: Analog levels on any pin defined as a digital input may cause the input buffer to consume current out of the device's specification limits.

AD Clock S	ource (TAD)	Maximum Device Frequency			
Operation	ADCS2:ADCS0	PIC18FXX80/XX85	PIC18LFXX80/XX85		
2 Tosc	000	1.25 MHz	666 kHz		
4 Tosc	100	2.50 MHz	1.33 MHz		
8 Tosc	001	5.00 MHz	2.66 MHz		
16 Tosc	101	10.0 MHz	5.33 MHz		
32 Tosc	010	20.0 MHz	10.65 MHz		
64 Tosc	110	40.0 MHz	21.33 MHz		
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾		

TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of 4 μ s.

2: The RC source has a typical TAD time of 6 μ s.

3: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.

19.6 A/D Conversions

Figure 19-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-4 shows the operation of the A/D converter after the GO bit has been set, the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will not be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.

19.7 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

FIGURE 19-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
PIR2	—	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111
ADRESH	A/D Resul	A/D Result Register High Byte							xxxx xxxx	uuuu uuuu
ADRESL	A/D Resul	t Register Lo	ow Byte						xxxx xxxx	uuuu uuuu
ADCON0	_	_	CHS3	CHS3	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
ADCON2	ADFM	_	_	_	_	ADCS2	ADCS1	ADCS0	0000	0000
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
TRISA	—	PORTA Dat	ta Direction	Register					11 1111	11 1111
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx xxxx	uuuu uuuu
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx xxxx	uuuu uuuu
TRISF	PORTF Da	ta Direction	Control Re	gister					1111 1111	1111 1111
PORTH ⁽¹⁾	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	xxxx xxxx	uuuu uuuu
LATH ⁽¹⁾	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	xxxx xxxx	uuuu uuuu
TRISH ⁽¹⁾	PORTH Da	ata Direction	Control Re	gister					1111 1111	1111 1111

TABLE 19-2: SUMMARY OF A/D REGISTERS	TABLE 19-2:	SUMMARY OF A/D REGISTERS
--------------------------------------	-------------	--------------------------

 $\label{eq:logend: Legend: Legend: u = unchanged, - = unimplemented, read as `0'. Shaded cells are not used for A/D conversion.$

Note 1: Only available on PIC18F8X8X devices.

NOTES:

20.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RF1 through RF6 pins. The onchip voltage reference (Section 21.0 "Comparator Voltage Reference Module") can also be an input to the comparators. The CMCON register, shown in Register 20-1, controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 20-1.


REGISTER 20-1:	CMCON R	EGISTER									
	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0			
	bit 7							bit 0			
bit 7	C2OUT: Co	omparator 2	Output bit								
	C2OUT: Comparator 2 Output bit When C2INV = 0:										
	1 = C2 VIN-	+ > C2 VIN-									
	0 = C2 VIN-	+ < C2 VIN-									
	When C2IN										
	1 = C2 VIN-										
	0 = C2 VIN-	-									
bit 6		mparator 1	Output bit								
	$\frac{\text{When C1INV} = 0}{1 = \text{C1 VIN} + \text{> C1 VIN}}$										
	1 = C1 VIN - 0 = C1 VIN - 0										
	$\frac{\text{When C1INV} = 1:}{1 = \text{C1 VIN+} < \text{C1 VIN-}}$										
	0 = C1 VIN										
bit 5	C2INV: Co	mparator 2 C	Dutput Inver	sion bit							
	1 = C2 output inverted										
	0 = C2 outp	out not inver	ted								
bit 4	C1INV: Co	mparator 1 C	Dutput Inver	sion bit							
	1 = C1 output inverted										
	0 = C1 output not inverted										
bit 3	CIS: Comp	arator Input	Switch bit								
	<u>When CM2:CM0 = 110:</u>										
	1 = C1 VIN- connects to RF5/AN10										
		- connects t									
		- connects t									
bit 2-0	-										
5112 0	CM2:CM0: Comparator Mode bits										
	Figure 20-1 shows the Comparator modes and CM2:CM0 bit settings.										
	Legend:]			
	R = Reada	hla hit	101 101	ritable bit		plemented	hit road co	o'			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

20.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select these modes. Figure 20-1 shows the eight possible modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Section 27.0 "Electrical Characteristics".

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.




20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty due to input offsets and response time.

20.3 Comparator Reference

An external or internal reference signal may be used depending on the Comparator Operating mode. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).



20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 21.0 "Comparator Voltage Reference Module" contains a detailed description of the comparator voltage reference module that provides this signal. The internal reference signal is used when comparators are in mode CM<2:0> = 110 (Figure 20-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

20.4 Comparator Response Time


Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Section 27.0 "Electrical Characteristics").

20.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RF1 and RF2 pins while in this mode.


The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).



2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.

PIC18F6585/8585/6680/8680





20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR registers) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE registers) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	lf a	change	e in	the	CMC	ON	register					
	(C1OUT or C2OUT) should occur when a											
	read operation is being executed (start of											
	the Q2 cycle), then the CMIF (PIR											
	regis	ters) inte	errup	t flag	may r	not ge	et set.					

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

20.7 **Comparator Operation During** Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. While the comparator is powered up, higher Sleep currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM<2:0> = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

20.8 Effects of a Reset

FIGURE 20-4:


A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Reset mode (CM < 2:0 > = 000). This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparators will be powered down during the Reset interval.

20.9 **Analog Input Connection** Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

Vdd

COMPARATOR ANALOG INPUT MODEL



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx xxxx	uuuu uuuu
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx xxxx	uuuu uuuu
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111	1111 1111

TABLE 20-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

21.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The CVRCON register controls the operation of the reference as shown in Register 21-1. The block diagram is given in Figure 21-1.

The comparator reference supply voltage can come from either VDD or Vss, or the external VREF+ and VREF- that are multiplexed with RA3 and RA2. The comparator reference supply voltage is controlled by the CVRSS bit.

21.1 Configuring the Comparator Voltage Reference

The comparator voltage reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = (CVR<3:0>/24) x CVRSRC If CVRR = 0:

 $\frac{11 \text{ CVRR} = 0.}{\text{CVREF} = (\text{CVDD x 1/4}) + (\text{CVR}<3:0>/32) \text{ x CVRSRC}}$

The settling time of the comparator voltage reference must be considered when changing the CVREF output (Section 27.0 "Electrical Characteristics").


		•								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0			
bit 7							bit 0			
CVREN : C	comparator \	/oltage Refe	erence Enab	e bit						
•										
CVRR: Comparator VREF Range Selection bit										
CVRSS: Comparator VREF Source Selection bit										
•					EF-					
Note: To select (VREF+ – VREF-) as the comparator voltage reference source, the voltage reference configuration bits in the ADCON1 register (ADCON1<5:4>) must also be set to '11'.										
CVR3:CV	R0: Compara	ator VREF Va	alue Selectio	on bits ($0 \leq 1$	/R3:VR0 ≤ 1	15)				
	•			,		,				
		4) • (CVRSR	C)							
CVREF = 1	$CVREF = 1/4 \bullet (CVRSRC) + (CVR3:CVR0/32) \bullet (CVRSRC)$									
Note 1:	If enabled f to '1'.	or output, R	F5 must also	be configui	ed as an inp	out by setting) TRISF<5>			
Legend:										
	CVREN bit 7 CVREN: C 1 = CVREI 0 = CVREI CVROE: C 1 = CVREI 0 = CVREI CVROE: C 1 = CVREI CVRS: C 1 = Comp 0 = 0.25 C CVRSS: C 1 = Comp 0 = Comp Note: VMen CVF CVREF = (0 When CVF CVREF = 1 Note 1:	CVRENCVROEbit 7CVREN: Comparator M1 = CVREF circuit pow0 = CVREF circuit pow0 = CVREF comparator M1 = CVREF voltage lev0 = CVREF voltage lev1 = 0.00 CVRSRC to 0.0 = 0.25 CVRSRC to 0.CVRSS: Comparator M1 = Comparator refere0 = Comparator refere0 = Comparator refere0 = Comparator refereNote: To select (Mreference conserver for 11'.CVRSF = (CVR<3:0>/2When CVRR = 1:CVREF = 1/4 • (CVRSRNote 1: If enabled for '1'.	CVRENCVROECVRRbit 7CVREN: Comparator Voltage Refer1 = CVREF circuit powered on0 = CVREF circuit powered downCVROE: Comparator VREF Output1 = CVREF voltage level is also ou0 = 0.00 CVRSRC to 0.625 CVRSR0 = 0.25 CVRSRC to 0.71875 CVRCVRSS: Comparator VREF Range S1 = Comparator reference source1 = Comparator reference source0 = Comparator reference source0 = Comparator reference source0 = Comparator reference source0 = Comparator VREF + - VRE reference configuration set to '11'.CVR3:CVR0: Comparator VREF VA When CVRR = 1:CVREF = (CVR<3:0>/24) • (CVRSR 	CVREN CVROE CVRR CVRSS bit 7 CVREN: Comparator Voltage Reference Enable 1 = CVREF circuit powered on 0 = CVREF circuit powered down CVROE: Comparator VREF Output Enable bit ⁽¹⁾ 1 = CVREF voltage level is also output on the F 0 = CVREF voltage level is also output on the R CVREF voltage level is also output on the R 0 = CVREF voltage is disconnected from the R CVREF comparator VREF Range Selection bit 1 = 0.00 CVRSRC to 0.625 CVRSRC with CVRSI 0 = 0.25 CVRSRC to 0.71875 CVRSRC with CVRSI 0 = 0.25 CVRSRC to 0.71875 CVRSRC with CVRSI 0 = Comparator reference source, CVRSRC = V 0 = Comparator reference source, CVRSRC = V 0 = Comparator reference source, CVRSRC = V 0 = Comparator reference configuration bits in the A set to '11'. CVRS: CVR0: Comparator VREF Value Selection When CVRR = 1: CVREF = (CVR<3:0>/24) • (CVRSRC) When CVRR = 0: CVREF = 1/4 • (CVRSRC) + (CVR3:CVR0/32) • Note 1: If enabled for output, RF5 must also to '1'.	CVREN CVROE CVRR CVRSS CVR3 bit 7 CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down CVROE: Comparator VREF Output Enable bit ⁽¹⁾ 1 = CVREF voltage level is also output on the RF5/AN10/C 0 = CVREF voltage level is also output on the RF5/AN10/C CVRR: Comparator VREF Range Selection bit 1 = 0.00 CVRsRc to 0.625 CVRsRc with CVRsRc/24 step stop 0 = 0.25 CVRSRC to 0.71875 CVRsRc with CVRsRc/32 step CVRSS: Comparator VREF Range Selection bit 1 = Comparator reference source, CVRsRc = VREF+ - VRI 0 = Comparator reference source, CVRSRC = VDD - VSS Note: To select (VREF+ - VREF-) as the comparator vor reference configuration bits in the ADCON1 regiset to '11'. CVR3:CVR0: Comparator VREF Value Selection bits (0 ≤ N When CVRR = 1: CVRSRc) + (CVRSRc) When CVRR = 0: CVREF = 1/4 • (CVRSRc) + (CVR3:CVR0/32) • (CVRSRc) Note 1: If enabled for output, RF5 must also be configurator '1'.	CVRENCVROECVRRCVRSSCVR3CVR2bit 7CVREN: Comparator Voltage Reference Enable bit1 = CVREF circuit powered on0 = CVREF circuit powered downCVROE: Comparator VREF Output Enable bit ⁽¹⁾ 1 = CVREF voltage level is also output on the RF5/AN10/C1IN+/CVREF0 = CVREF voltage level is also output on the RF5/AN10/C1IN+/CVREFCVREF voltage level is also output on the RF5/AN10/C1IN+/CVREFCVREF voltage level is also output on the RF5/AN10/C1IN+/CVREFCVREF voltage is disconnected from the RF5/AN10/C1IN+/CVREFCVRR: Comparator VREF Range Selection bit1 = 0.00 CVRSRC to 0.625 CVRSRC with CVRSRC/24 step size0 = 0.25 CVRSRC to 0.71875 CVRSRC with CVRSRC/32 step sizeCVRSS: Comparator VREF Source Selection bit1 = Comparator reference source, CVRSRC = VREF+ - VREF-0 = Comparator reference source, CVRSRC = VDD - VSSNote: To select (VREF+ - VREF-) as the comparator voltage refere reference configuration bits in the ADCON1 register (ADCC set to '11'.CVR3:CVR0: Comparator VREF Value Selection bits (0 < VR3:VR0 < 1 When CVRR = 1: CVREF = (CVR<3:0>/24) • (CVRSRC) When CVRR = 0: CVREF = 1/4 • (CVRSRC) + (CVR3:CVR0/32) • (CVRSRC)Note 1: If enabled for output, RF5 must also be configured as an inp to '1'.Legend:	CVREN CVROE CVRR CVRSS CVR3 CVR2 CVR1 bit 7 CVREN: Comparator Voltage Reference Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down CVROE: Comparator VREF Output Enable bit ⁽¹⁾ 1 = CVREF voltage level is also output on the RF5/AN10/C1IN+/CVREF pin 0 = CVREF voltage is disconnected from the RF5/AN10/C1IN+/CVREF pin CVRR: Comparator VREF Range Selection bit 1 = 0.00 CVRSRc to 0.625 CVRSRc with CVRSRc/24 step size 0 = 0.25 CVRSRc to 0.71875 CVRSRc with CVRSRc/24 step size CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRc = VREF+ - VREF- 0 = Comparator reference source, CVRSRC = VDD - VSS Note: To select (VREF+ - VREF-) as the comparator voltage reference source, reference configuration bits in the ADCON1 register (ADCON1<5:4>) n set to '11'. CVR3:CVR0: Comparator VREF Value Selection bits (0 ≤ VR3:VR0 ≤ 15) When CVRR = 1: CVRSRc) CVREF = 1/4 • (CVR3:CVR0/32) • (CVRSRc) When CVRR = 0: CVREF = (VRCS) CVREF = 1/4 • (CVRSRc) + (CVR3:CVR0/32) • (CVRSRc) Note 1: If enabled for output, RF5 must also be configured as an input by setting to '1'.			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 21-1: CVRCON REGISTER

PIC18F6585/8585/6680/8680





21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 27.0 "Electrical Characteristics"**.

21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

21.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit CVRR (CVRCON<5>). The VRSS value select bits, CVRCON<3:0>, are also cleared.

21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the TRISF<5> bit is set and the CVROE bit is set. Enabling the voltage reference output onto the RF5 pin with an input signal present will increase current consumption. Connecting RF5 as a digital output with VRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 000
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 000
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111	1111 111


Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference. NOTES:


22.0 LOW-VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low-Voltage Detect module.

This module is a software programmable circuitry where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source. The Low-Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software which minimizes the current consumption for the device.

Figure 22-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference, TB – TA, is the total time for shutdown.






The block diagram for the LVD module is shown in Figure 22-2. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 22-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

PIC18F6585/8585/6680/8680

FIGURE 22-2: LOW-VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, LVDIN (Figure 22-3). This gives users flexibility because it allows them to configure the Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.




FIGURE 22-3: LOW-VOLTAGE DETECT (LVD) WITH EXTERNAL INPUT BLOCK DIAGRAM

22.1 Control Register

The Low-Voltage Detect Control register controls the operation of the Low-Voltage Detect circuitry.

REGISTER 22-1: LVDCON REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
_	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low-Voltage Detect logic will generate the interrupt flag at the specified voltage range
- 0 = Indicates that the Low-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- bit 4 LVDEN: Low-Voltage Detect Power Enable bit
 - 1 = Enables LVD, powers up LVD circuit
 - 0 = Disables LVD, powers down LVD circuit

bit 3-0 LVDL3:LVDL0: Low-Voltage Detection Limit bits

1111 = External analog input is used (input comes from the LVDIN pin)

\top \top \top \top \top	= 0	External and
1110	= 4	1.5V-4.77V
1101	= 4	1.2V-4.45V
1100	= 4	1.0V-4.24V
1011	= 3	3.8V-4.03V
1010	= 3	3.6V-3.82V
1001	= 3	3.5V-3.71V
1000	= 3	3.3V-3.50V
0111	= 3	3.0V-3.18V
0110	= 2	2.8V-2.97V
0101	= 2	2.7V-2.86V
0100	= 2	2.5V-2.65V
0011	= 2	2.4V-2.54V
0010	= 2	2.2V-2.33V
0001	= 2	2.0V-2.12V
0000	= F	Reserved

Note: LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

22.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register) which selects the desired LVD trip point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag which may have falsely become set until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 22-4 shows typical waveforms that the LVD module may be used to detect.




FIGURE 22-4: LOW-VOLTAGE DETECT WAVEFORMS

22.2.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module, specified in electrical specification parameter #D423, may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 22-4.

22.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

22.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

22.4 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off. NOTES:

23.0 ECAN MODULE

PIC18F6585/8585/6680/8680 devices contain an Enhanced Controller Area Network (ECAN) module. The ECAN module is fully backward compatible with the CAN module available in PIC18CXX8 and PIC18FXX8 devices.

The Controller Area Network (CAN) module is a serial interface which is useful for communicating with other peripherals or microcontroller devices. This interface, or protocol, was designed to allow communications within noisy environments.

The ECAN module is a communication controller, implementing the CAN 2.0A or B protocol as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system; however, the CAN specification is not covered within this data sheet. Refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- DeviceNet[™] data bytes filter support
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Fully backward compatible with PIC18XX8 CAN module
- Three modes of operation:
 - Mode 0 Legacy mode
 - Mode 1 Enhanced Legacy mode with DeviceNet support
 - Mode 2 FIFO mode with DeviceNet support
- · Support for remote frames with automated handling
- Double-buffered receiver with two prioritized received message storage buffers
- Six buffers programmable as RX and TX message buffers
- 16 full (standard/extended identifier) acceptance filters that can be linked to one of four masks
- Two full acceptance filter masks that can be assigned to any filter
- One full acceptance filter that can be used as either an acceptance filter or acceptance filter mask
- Three dedicated transmit buffers with application specified prioritization and abort capability
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to timer module for time-stamping and network synchronization
- Low-Power Sleep mode

23.1 Module Overview

The CAN bus module consists of a protocol engine and message buffering and control. The CAN protocol engine automatically handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the two receive registers.

The CAN module supports the following frame types:

- Standard Data Frame
- Extended Data Frame
- Remote Frame
- Error Frame
- Overload Frame Reception
- Interframe Space Generation/Detection

The CAN module uses the RG0/CANTX1, RG1/CANTX2 and RG2/CANRX pins to interface with the CAN bus. In Normal mode, the CAN module automatically overrides the TRISG0 and TRISG1 bits of the CAN module pins.


23.1.1 MODULE FUNCTIONALITY

The CAN bus module consists of a protocol engine, message buffering and control (see Figure 23-1). The protocol engine can best be understood by defining the types of data frames to be transmitted and received by the module.

The following sequence illustrates the necessary initialization steps before the ECAN module can be used to transmit or receive a message. Steps can be added or removed depending on the requirements of the application.

- 1. Ensure that the ECAN module is in Configuration mode.
- 2. Select ECAN Operational mode.
- 3. Set up the baud rate registers.
- 4. Set up the filter and mask registers.
- 5. Set the ECAN module to Normal mode or any other mode required by the application logic.

PIC18F6585/8585/6680/8680



23.2 CAN Module Registers

Note: Not all CAN registers are available in the Access Bank.

There are many control and data registers associated with the CAN module. For convenience, their descriptions have been grouped into the following sections:

- Control and Status Registers
- Dedicated Transmit Buffer Registers
- Dedicated Receive Buffer Registers
- Programmable TX/RX and Auto RTR Buffers
- Baud Rate Control Registers
- I/O Control Register
- Interrupt Status and Control Registers

Detailed descriptions of each register and their usage are described in the following sections.

23.2.1 CAN CONTROL AND STATUS REGISTERS

The registers described in this section control the overall operation of the CAN module and show its operational status.

GISTER 23-1: CANCON: CAN CONTROL REGISTER													
Mada	R/W-1	R/W-0	R/W-0	R/S-0	R/W-0	R/W-0	R/W-0	U-0					
Mode 0	REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	_					
Mode 1	R/W-1	R/W-0	R/W-0	R/S-0	U-0	U-0	U-0	U-0					
inoue i	REQOP2	REQOP1	REQOP0	ABAT	—	—	—	—					
					_	_	_	_					
Mode 2	R/W-1	R/W-0	R/W-0	R/S-0	R-0	R-0	R-0	R-0					
	REQOP2 REQOP1 REQOP0 ABAT FP3 FP2 FP1 FP0												
	bit 7							bit 0					
bit 7-5	REOOP2-E		AQUAST CAN	Operation I	Inde hits								
bit 7-5	REQOP2:REQOP0: Request CAN Operation Mode bits 1xx = Request Configuration mode												
	1xx = Request Configuration mode 011 = Request Listen Only mode												
	010 = Request Loopback mode												
		uest Disable											
	-	uest Norma											
bit 4			ng Transmiss										
			ansmissions		mit buffers)								
bit 3-1	Mode 0:	•	0										
	WIN2:WIN0: Window Address bits												
	This selects which of the CAN buffers to switch into the access bank area. This allows access												
	to the buffer registers from any data memory bank. After a frame has caused an interrupt, the												
		ICODE2:ICODE0 bits can be copied to the WIN2:WIN0 bits to select the correct buffer. See Example 23-2 for a code example.											
	-	eive Buffer (•										
		eive Buffer (
	101 = Rec	101 = Receive Buffer 1											
	100 = Transmit Buffer 0												
	011 = Transmit Buffer 1												
		010 = Transmit Buffer 2 001 = Receive Buffer 0											
		eive Buffer (
bit 0	Unimplem	ented: Rea	d as '0'										
bit 3-0	Mode 1:												
	Unimplem	ented: Rea	d as '0'										
	Mode 2:												
	FP3:FP0: FIFO Read Pointer bits												
		These bits point to the message buffer to be read.											
		0111:0000 = Message buffer to be read 1111:1000 = Reserved											
	TTTT:T00												
	Legend:												
	R = Reada	able bit	W = Writal	ble bit	U = Unim	plemented	bit, read as '	0'					
							-						

'1' = Bit is set

'0' = Bit is cleared

REGISTER 23-1: CANCON: CAN CONTROL REGISTER

- n = Value at POR

x = Bit is unknown

REGISTER 23-2:	CANSTAT: CAN STATUS REGISTER									
Mada	R-1	R-0	R-0	R-0	R-0	R-0	R-0	U-0		
Mode 0	OPMODE2(1)	OPMODE1 ⁽¹⁾	OPMODE0 ⁽¹⁾	_	ICODE2	ICODE1	ICODE0	_		
	L									
Mode 1, 2	R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
wode 1, 2	OPMODE2 ⁽¹⁾	OPMODE1 ⁽¹⁾	OPMODE0 ⁽¹⁾	EICODE4	EICODE3	EICODE2	EICODE1	EICODE0		
	bit 7							bit 0		
bit 7 5	OPMODE2: OPMODE0: Operation Mode Status hite(1)									
bit 7-5	OPMODE2:OPMODE0: Operation Mode Status bits ⁽¹⁾									
	111 = Reserv 110 = Reserv									
	101 = Reserv									
	100 = Configu	uration mode								
	011 = Listen									
	010 = Loopba									
	001 = Disable									
bit 4	Mode 0:	mode								
511 4	Unimplemen	tad. Read as	' ∩'							
bit 3-1			t Code bits in M	lada ()						
DIL 3-1		•	a prioritized co		nt voluo wi	ll ha praca	nt in these	oito Thio		
			of the interrupt.							
	sible to select		uffer to map into							
	example.			Value						
	No interrupt		ODE2:ICODE(J value						
	Error interrup	ht.	000							
	TXB2 interrup		010							
	TXB1 interru		011							
	TXB0 interru		100							
	RXB1 interru	pt	101							
	RXB0 interrupt 110									
	Wake-up interrupt 111									
bit 0	Unimplemented: Read as '0'									
	Levend									
Legend: R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '$							road as (0	,		
	R = Readable		/ = Writable bit							
	-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown)									

REGISTER 23-2: CANSTAT: CAN STATUS REGISTER (CONTINUED)

bit 4-0 <u>Mode 1,2:</u>

EICODE4:EICODE0: Interrupt Code bits in Mode 1 and Mode 2

When an interrupt occurs, a prioritized coded interrupt value will be present in these bits. This code indicates the source of the interrupt. Unlike ICODE bits in Mode 0, these bits may not be copied directly to EWIN bits to map interrupted buffer to Access Bank area. If required, user software may maintain a table in program memory to map EICODE bits to EWIN bits and access interrupt buffer in Access Bank area.

	EICODE4:EICODE0 Value
No interrupt	00000
Error interrupt	00010
TXB2 interrupt	00100
TXB1 interrupt	00110
TXB0 interrupt	01000
RXB1 interrupt	10001/10000 (2)
RXB0 interrupt	10000
Wake-up interrupt	01110
RX/TX B0 interrupt	10010(2)
RX/TX B1 interrupt	10011(2)
RX/TX B2 interrupt	10100(2)
RX/TX B3 interrupt	10101 (2)
RX/TX B4 interrupt	10110 (2)
RX/TX B4 interrupt	10111 (2)

- **Note 1:** To achieve maximum power saving and/or able to wake-up on CAN bus activity, switch CAN module to Disable mode before putting the device to Sleep.
 - **2:** In Mode 2, if the buffer is configured as a receiver, EICODE bits will always contain '10000' upon interrupt.

Legend:	U = Unimplemented bit, read as '0'	- n = Value at POR
C = Clearable bit	R = Readable bit W = Writable bit	x = Bit is unknown
'1' = Bit is set	'0' = Bit is cleared	

EXAMPLE 23-1: CHANGING TO CONFIGURATION MODE

; Request Configuration mode.	Och ha Gastimustica Mala				
MOVLW B'10000000'	; Set to Configuration Mode.				
MOVWF CANCON					
; A request to switch to Config	guration mode may not be immediately honored.				
; Module will wait for CAN bus	to be idle before switching to Configuration Mode.				
; Request for other modes such	as Loopback, Disable etc. may be honored immediately.				
; It is always good practice to	wait and verify before continuing.				
ConfigWait:					
MOVF CANSTAT, W	; Read current mode state.				
ANDLW B'1000000'	; Interested in OPMODE bits only.				
TSTFSZ WREG	; Is it Configuration mode yet?				
BRA ConfigWait	; No. Continue to wait				
; Module is in Configuration mode now.					
; Modify configuration registers as required.					
; Switch back to Normal mode to	be able to communicate.				

EXAMPLE 23-2: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS

	; Save	application required context.							
	; Poll interrupt flags and determine source of interrupt								
	; This	was found to be CAN interrupt	-						
	; TempC	pCANCON and TempCANSTAT are variables defined in Access Bank low							
	· -	CANCON, TempCANCON	; Save CANCON.WIN bits						
		, 1	; This is required to prevent CANCON						
			; from corrupting CAN buffer access						
			; in-progress while this interrupt						
			; occurred						
	MOVFF	CANSTAT, TempCANSTAT	; Save CANSTAT register						
		, <u>1</u>	; This is required to make sure that						
			; we use same CANSTAT value rather						
			; than one changed by another CAN						
			; interrupt.						
	MOVF	TempCANSTAT, W	; Retrieve ICODE bits						
	ANDLW	B'00001110'							
	ADDWF	PCL, F	; Perform computed GOTO						
			; to corresponding interrupt cause						
	BRA	NoInterrupt	; 000 = No interrupt						
	BRA	ErrorInterrupt	; 001 = Error interrupt						
	BRA	TXB2Interrupt	; 010 = TXB2 interrupt						
	BRA	TXB1Interrupt	; 011 = TXB1 interrupt						
	BRA	TXB0Interrupt	; 100 = TXB0 interrupt						
	BRA	RXB1Interrupt	; 101 = RXB1 interrupt						
	BRA	RXB0Interrupt	; 110 = RXB0 interrupt						
			; 111 = Wake-up on interrupt						
Wake	eupInter	rrupt							
	BCF	PIR3, WAKIF	; Clear the interrupt flag						
	;								
	; User	code to handle wake-up procedu	re						
	;								
	;								
	; Conti	nue checking for other interru	pt source or return from here						
NoIr	nterrupt	:							
			; PC should never vector here. User may						
			; place a trap such as infinite loop or pin/port						
			; indication to catch this error.						

٦

EXAMPLE 23-2: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS (CONTINUED)

ErrorInter	rupt	
BCF	PIR3, ERRIF	; Clear the interrupt flag
		; Handle error.
RETFIE		
TXB2Interr	upt	
BCF	PIR3, TXB2IF	; Clear the interrupt flag
GOTO	AccessBuffer	
TXB1Interr	upt	
BCF	PIR3, TXB1IF	; Clear the interrupt flag
GOTO	AccessBuffer	
TXB0Interr	upt	
BCF	PIR3, TXB0IF	; Clear the interrupt flag
GOTO	AccessBuffer	
RXB1Interr	upt	
BCF	PIR3, RXB1IF	; Clear the interrupt flag
GOTO	Accessbuffer	
RXB0Interr	upt	
BCF	PIR3, RXB0IF	; Clear the interrupt flag
GOTO	AccessBuffer	
AccessBuff	er	; This is either TX or RX interrupt
; Copy	CANSTAT.ICODE bits to CANCON	I.WIN bits
MOVF	TempCANCON, W	; Clear CANCON.WIN bits before copying
		; new ones.
ANDLW	B'11110001'	; Use previously saved CANCON value to
		; make sure same value.
MOVWF	TempCANCON	; Copy masked value back to TempCANCON
MOVF	TempCANSTAT, W	; Retrieve ICODE bits
ANDLW	B'00001110'	; Use previously saved CANSTAT value
		; to make sure same value.
IORWF	TempCANCON	; Copy ICODE bits to WIN bits.
MOVFF	TempCANCON, CANCON	; Copy the result to actual CANCON
; Acces	ss current buffer…	
; User	code	
; Resto	ore CANCON.WIN bits	
MOVF	CANCON, W	; Preserve current non WIN bits
ANDLW	B'11110001'	
IORWF	TempCANCON	; Restore original WIN bits
; Do no	ot need to restore CANSTAT -	it is read-only register.
; Retu	rn from interrupt or check fo	or another module interrupt source

REGISTER 23-3:	ECANCON: ENHANCED CAN CONTROL REGISTER								
	R/W-0 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-0								
	MDSEL1 ^(1, 2) MDSEL0 ^(1, 2) FIFOWM EWIN4 EWIN3 EWIN2 EWIN1 EWIN0								
	bit 7 bit 0								
h it 7 C	NDSEL 4. NDSEL 0. Made Calact hits								
bit 7-6	MDSEL1:MDSEL0: Mode Select bits								
	00 = Legacy mode (Mode 0, default) 01 = Enhanced Legacy mode (Mode 1)								
	10 = Enhanced FIFO mode (Mode 2)								
	11 = Reserved								
bit 5	FIFOWM: FIFO High Water Mark bit ⁽³⁾								
	1 = Will cause FIFO interrupt when one receive buffer remains ⁽⁴⁾								
	0 = Will cause FIFO interrupt when four receive buffers remain								
bit 4-0	EWIN4:EWIN0: Enhanced Window Address bits								
These bits map the group of 16 banked CAN SFRs into access bank addresses 0F60-0 Exact group of registers to map is determined by binary value of these bits.									
	Mode 0:								
	Unimplemented: Read as '0'								
	Mode 1, 2:								
	00000 = Acceptance Filters 0, 1, 2 and BRGCON3, 2 00001 = Acceptance Filters 3, 4, 5 and BRGCON1, CIOCON								
	00010 = Acceptance Filter Masks, Error and Interrupt Control								
	00011 = Transmit Buffer 0								
	00100 = Transmit Buffer 1								
	00101 = Transmit Buffer 2								
	00110 = Acceptance Filters 6, 7, 8 00111 = Acceptance Filters 9, 10, 11								
	01000 = Acceptance Filters 12, 13, 14								
	01001 = Acceptance Filters 15								
	01010-01111 = Reserved								
	10000 = Receive Buffer 0								
	10001 = Receive Buffer 1 10010 = TX/RX Buffer 0								
	10011 = TX/RX Buffer 1								
	10100 = TX/RX Buffer 2								
	10101 = TX/RX Buffer 3								
	10110 = TX/RX Buffer 4								
10111 = TX/RX Buffer 5									
	 11000-11111 = Reserved Note 1: These bits can only be changed in Configuration mode. See Register 19-2 to change to Configuration mode. 								
2: A new mode takes into effect only after Configuration mode is exited.3: This bit is used in Mode 2 only.									
								4: FIFO length of 4 or less will cause this bit to be set.	
								Legend:	
	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
	- n = Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unknown								

REGISTER 23-4:	COMSTAT:	COMMUNIC	ATION S	TATUS RE	EGISTER					
Mode 0	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0		
Wode U	RXB00VFL	RXB10VFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN		
							D 0	D 0		
Mode 1	U-0	R/C-0 RXBnOVFL	R-0 TXB0	R-0 TXBP	R-0 RXBP	R-0 TXWARN	R-0 RXWARN	R-0 EWARN		
		RADIOVEL	TABU	TABE	NADE	IAWARN	NAWARN	EWARN		
Mada 0	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0		
Mode 2	FIFOEMPTY	RXBnOVFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN		
	bit 7							bit 0		
1.5.7										
bit 7	Mode 0: RXB00VEL	Receive Buffe	ar 0 Overflo	w bit						
		Buffer 0 overfl								
	0 = Receive	Buffer 0 has n	ot overflow	red						
	Mode 1:									
	Unimplemented: Read as '0'									
	Mode 2:		opty bit							
		': FIFO Not Err FIFO is not en								
		FIFO is empty								
bit 6	<u>Mode 0:</u>									
		Receive Buffe		ow bit						
		Buffer 1 overfle Buffer 1 has ne		ved						
	0 = Receive Mode 1, 2:		or overnow	eu						
		: Receive Buffe	er Overflow	/ bit						
		buffer has ove								
h:4 C		buffer has not		1						
bit 5		smitter Bus-Off								
		error counter								
bit 4	TXBP: Trans	smitter Bus Pa	ssive bit							
		error counter								
b it 0		error counter								
bit 3		eiver Bus Passi error counter >								
		error counter ≤								
bit 2	TXWARN: T	ransmitter War	rning bit							
		ansmit error co								
		error counter								
bit 1	RXWARN: Receiver Warning bit 1 = 127 ≥ Receive error counter > 95 0 = Receive error counter ≤ 95 EWARN: Error Warning bit									
bit 0										
	This bit is a flag of the RXWARN and TXWARN bits.									
	1 = The RXWARN or the TXWARN bits are set									
	0 = Neither t	he RXWARN o	or the TXW	ARN bits a	re set					
	Legend:									
	C = Clearabl	e bit R = Re	eadable bit	W = Wri	table bit	U = Unimple	emented bit.	read as '0'		
		t POR '1' = B				x = Bit is unl				
		i = D		2 Bit		2.0.0 41				

23.2.2 DEDICATED CAN TRANSMIT BUFFER REGISTERS

This section describes the dedicated CAN Transmit Buffer registers and their associated control registers.

REGISTER 23-5:	TXBnCON: TRANSMIT BUFFER n CONTROL REGISTERS [0 \leq n \leq 2]								
Mada	U-0 R-0 R-0 R-0 R/W-0 U-0 R/W-0								
Mode 0		TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	
	<u>.</u>								
Mode 1, 2	R/C-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0	
mode 1, 2	TXBIF	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	
	bit 7							bit 0	
bit 7	Mode 0:								
	-	ented: Rea	d as '0'						
	<u>Mode 1, 2:</u>	TXBIF: Transmit Buffer Interrupt Flag bit							
		1 = Transmit buffer has completed transmission of message and may be reloaded							
					ssion of a me		bereibaueu		
bit 6	TXABT: Tra	ansmission	Aborted Stat	tus bit ⁽¹⁾		-			
	1 = Messag	ge was abor	ted						
	-	ge was not a			<i>(</i> ,)				
bit 5			n Lost Arbitr		bit ⁽¹⁾				
			ation while t		a cont				
bit 4	-	 0 = Message did not lose arbitration while being sent TXERR: Transmission Error Detected Status bit⁽¹⁾ 							
Dit 4					as being sen	t			
					e was being				
bit 3	TXREQ: Tr	ansmit Req	uest Status I	bit ⁽²⁾					
					XABT, TXL		XERR bits.		
		-		-	successfull	-			
	Note:	-		vare while th	ne bit is set,	will request	a message	abort.	
bit 2	-	ented: Rea							
bit 1-0			smit Priority ighest priorit						
	11 = Priorit 10 = Priorit	•	ignest priori	ly)					
	01 = Priorit	y Level 1							
	00 = Priority Level 0 (lowest priority)								
	Note 1: This bit is automatically cleared when TXREQ is set.								
					er registers r		•		
	3: These bits define the order in which transmit buffers will be transferred. They do not alter the CAN message identifier.							They do not	
	Legend:	U =	- Unimpleme	ented bit, rea	ad as '0'	- n = Value	e at POR		
	C = Clearat		= Readable I		ritable bit	x = Bit is u			
	'1' = Bit is s		= Bit is clear	ed					

PIC18F6585/8585/6680/8680

REGISTER 23-6: TXBnSIDH: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS,

HIGH BYTE $[0 \le n \le 2]$

	R/W-x							
	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7								bit 0

bit 7-0 **SID10:SID3:** Standard Identifier bits, if EXIDE (TXBnSIDL<3>) = 0; Extended Identifier bits EID28:EID21, if EXIDE = 1.

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented	nted bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

REGISTER 23-7: TXBnSIDL: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS,

LOW BYTE $[0 \le n \le 2]$

	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
	SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7 bi								bit 0

bit 7-5	SID2:SID0: Standard Identifier bits, if EXIDE (TXBnSIDL<3>) = 0;
	Extended Identifier bits EID20:EID18, if EXIDE = 1.
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	 1 = Message will transmit extended ID, SID10:SID0 becomes EID28:EID18 0 = Message will transmit standard ID, EID17:EID0 are ignored
bit 2	Unimplemented: Read as '0'
bit 1-0	EID17:EID16: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-8: TXBnEIDH: TRANSMIT BUFFER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 2]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

bit 7-0

EID15:EID8: Extended Identifier bits (not used when transmitting standard identifier message)

Legend:						
R = Reada	ble bit	W = Writable bit	U = Unimplemented b	Jnimplemented bit, read as '0'		
- n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

REGISTER 23-9: TXBnEIDL: TRANSMIT BUFFER n EXTENDED IDENTIFIER REGISTERS, LOW BYTE $[0 \le n \le 2]$

R/W-x	- R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

bit 7-0 **EID7:EID0:** Extended Identifier bits (not used when transmitting standard identifier message)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-10: TXBnDm: TRANSMIT BUFFER n DATA FIELD BYTE m REGISTERS

 $[0 \le n \le 2, 0 \le m \le 7]$

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TXBnDm7 | TXBnDm6 | TXBnDm5 | TXBnDm4 | TXBnDm3 | TXBnDm2 | TXBnDm1 | TXBnDm0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **TXBnDm7:TXBnDm0:** Transmit Buffer n Data Field Byte m bits (where $0 \le n < 3$ and $0 \le m < 8$) Each transmit buffer has an array of registers. For example, Transmit Buffer 0 has 7 registers: TXB0D0 to TXB0D7.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

131 LN 23-11.	INDIDLO		DOLL		LINGTIC			· II > 4]
	U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
		TXRTR	_	_	DLC3	DLC2	DLC1	DLC0
	bit 7			ł		L	L	bit 0
bit 7	Unimplem	ented: Read	as '0'					
bit 6	TXRTR: Tr	ansmit Rem	ote Frame	Transmissior	Request bi	t		
				TXRTR bit				
bit 5-4		ented: Read	•					
bit 3-0	DLC3:DLC	0: Data Len	gth Code bi	its				
	1111 = Re:	served	-					
	1110 = Re:	served						
	1101 = Re	served						
	1100 = Re:							
	1011 = Re							
	1010 = Re:							
	1001 = Re:							
		ta length = 8	•					
		ta length = 7	•					
		ta length = 6 ta length = 5						
		ta length = 3	•					
		ta length = 3	•					
		ta length = 2						
		ta length = 1	•					
		ta length = 0	•					
	5 5 5 5 5 - Du		2,100					
	Legend:							
	0							

REGISTER 23-11: TXBnDLC: TRANSMIT BUFFER n DATA LENGTH CODE REGISTERS [0 < n < 2]

W = Writable bit

'1' = Bit is set

R = Readable bit

- n = Value at POR

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
bit 7							bit 0

U = Unimplemented bit, read as '0'

x = Bit is unknown

0' = Bit is cleared

bit 7-0

TEC7:TEC0: Transmit Error Counter bits

REGISTER 23-12: TXERRCNT: TRANSMIT ERROR COUNT REGISTER

This register contains a value which is derived from the rate at which errors occur. When the error count overflows, the bus-off state occurs. When the bus has 128 occurrences of 11 consecutive recessive bits, the counter value is cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

EXAMPLE 23-3: TRANSMITTING A CAN MESSAGE USING BANKED METHOD

; Need to transmit Standard Identifier message 123h using TXB0 buffer. ; To successfully transmit, CAN module must be either in Normal or Loopback mode. ; TXB0 buffer is not in access bank. And since we want banked method, we need to make sure ; that correct bank is selected. BANKSEL TXB0CON ; One BANKSEL in beginning will make sure that we are ; in correct bank for rest of the buffer access. ; Now load transmit data into TXB0 buffer. MOVLW MY DATA BYTE1 ; Load first data byte into buffer MOVWF TXB0D0 ; Compiler will automatically set "BANKED" bit ; Load rest of data bytes - up to 8 bytes into TXBO buffer. . . . ; Load message identifier MOVLW 60H ; Load SID2:SID0, EXIDE = 0 MOVWF TXB0SIDL MOVLW 24H ; Load SID10:SID3 MOVWF TXB0SIDH ; No need to load TXB0EIDL:TXB0EIDH, as we are transmitting Standard Identifier Message only. ; Now that all data bytes are loaded, mark it for transmission. MOVLW B'00001000' ; Normal priority; Request transmission MOVWF TXB0CON ; If required, wait for message to get transmitted BTFSC TXBOCON, TXREQ ; Is it transmitted? \$-2 ; No. Continue to wait... BRA ; Message is transmitted.

EXAMPLE 23-4: TRANSMITTING A CAN MESSAGE USING WIN BITS

```
; Need to transmit Standard Identifier message 123h using TXB0 buffer.
; To successfully transmit, CAN module must be either in Normal or Loopback mode.
; TXB0 buffer is not in access bank. Use WIN bits to map it to RXB0 area.
MOVF
     CANCON, W
                                    ; WIN bits are in lower 4 bits only. Read CANCON
                                     ; register to preserve all other bits. If operation
                                     ; mode is already known, there is no need to preserve
                                     ; other bits.
ANDLW B'11110000'
                                    ; Clear WIN bits.
      B'00001000'
IORLW
                                    ; Select Transmit Buffer 0
MOVWF CANCON
                                    ; Apply the changes.
; Now TXB0 is mapped in place of RXB0. All future access to RXB0 registers will actually
; yield TXB0 register values.
; Load transmit data into TXB0 buffer.
MOVLW MY_DATA_BYTE1
                                    ; Load first data byte into buffer
MOVWF RXB0D0
                                    ; Access TXB0D0 via RXB0D0 address.
; Load rest of the data bytes - up to 8 bytes into "TXB0" buffer using RXB0 registers.
. . .
; Load message identifier
MOVLW 60H
                                     ; Load SID2:SID0, EXIDE = 0
MOVWF RXB0SIDL
MOVLW 24H
                                     ; Load SID10:SID3
MOVWF RXB0SIDH
; No need to load RXB0EIDL:RXB0EIDH, as we are transmitting Standard Identifier Message only.
; Now that all data bytes are loaded, mark it for transmission.
MOVLW B'00001000'
                                    ; Normal priority; Request transmission
MOVWF RXBOCON
; If required, wait for message to get transmitted
BTFSC RXBOCON, TXREQ
                       ; Is it transmitted?
                                     ; No. Continue to wait...
BRA
       $-2
; Message is transmitted.
; If required, reset the WIN bits to default state.
```

23.2.3 DEDICATED CAN RECEIVE **BUFFER REGISTERS**

This section shows the dedicated CAN Receive Buffer registers with their associated control registers.

GISTER 23-13:	RXB0CO	N: RECEI\	/E BUFFE	R 0 CONT	ROL REGIS	STER				
Mode 0	R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0		
Noue o	RXFUL	RXM1	RXM0	—	RXRTRRO	RXB0DBEN	JTOFF	FILHIT0		
	5/2 4									
Mode 1, 2	R/C-0	R/W-0	R-0		R-0	R-0		R-0		
	RXFUL bit 7	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0 bit 0		
	bit i							bit 0		
bit 7		eceive Full								
			ntains a rece open to rece		-					
	Note:		-		-	ng a message	and must	he cleared		
	Hoto.					RXFUL is set				
		be loaded	and buffer v	vill be consi	dered full.					
bit 6	Mode 0:									
						form RXM<1	-	e bit 5)		
	 11 = Receive all messages (including those with errors); filter criteria is ignored 10 = Receive only valid messages with extended identifier; EXIDEN in RXFnSIDL must be '1' 									
	01 = Rece	ive only vali	id messages	s with stand	ard identifier,	EXIDEN in R	XFnSIDL m			
			messages a	as per EXID	EN bit in RXF	nSIDL registe	er			
	Mode 1, 2:	=	• • • • •							
		ceive Buffer		na thoso wi	th arrars); acc	ceptance filter	s ara ignor	od.		
			nessages as	-			s are ignore	eu		
bit 5	Mode 0:		5							
	RXM0: Re	ceive Buffe	r Mode bit 0	; combines	with RXM1 to	form RXM<1	:0> bits (se	e bit 6)		
	Mode 1, 2:	<u>.</u>								
				-		lessage (read	l-only)			
			sion reques sion reques							
bit 4	Mode 0:									
	Unimplem	ented: Rea	ad as '0'							
	Mode 1, 2:	-								
		Filter Hit bit								
L H O		mbines with	other bits to	o form filter	acceptance b	ots <4:0>.				
bit 3	Mode 0:). Pomoto T	ranemiesior	Pequest b	it for Receive	d Message (r	ead-only)			
			sion reques	-		u message (n	eau-onny)			
			sion reques							
	Mode 1, 2:	-								
	FILHIT3: F	Filter Hit bit	3							
	This bit co	mbines with	other bits to	o form filter	acceptance b	its <4:0>.				
	Legend:	U	= Unimplem	ented bit, re	ead as '0'	- n = Value	at POR			
	C = Cleara		= Readable		Vritable bit	x = Bit is un	known			
	'1' = Bit is s	set '0'	= Bit is clea	ared						

REGISTER 23-13: RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER (CONTINUED)

bit 2	Mode 0:
	RXB0DBEN: Receive Buffer 0 Double-Buffer Enable bit
	1 = Receive Buffer 0 overflow will write to Receive Buffer 1
	0 = No Receive Buffer 0 overflow to Receive Buffer 1
	<u>Mode 1, 2:</u>
	FILHIT2: Filter Hit bit 2
	This bit combines with other bits to form filter acceptance bits <4:0>.
bit 1	Mode 0:
	JTOFF: Jump Table Offset bit (read-only copy of RXB0DBEN)
	1 = Allows jump table offset between 6 and 7
	0 = Allows jump table offset between 1 and 0
	Note: This bit allows same filter jump table for both RXB0CON and RXB1CON.
	<u>Mode 1, 2:</u>
	FILHIT1: Filter Hit bit 1
	This bit combines with other bits to form filter acceptance bits <4:0>.
bit 0	Mode 0:
	FILHIT0: Filter Hit bit 0
	This bit indicates which acceptance filter enabled the message reception into Receive Buffer 0. 1 = Acceptance Filter 1 (RXF1) 0 = Acceptance Filter 0 (RXF0)
	<u>Mode 1, 2:</u>
	FILHIT0: Filter Hit bit 0
	This bit, in combination with FILHIT<4:1>, indicates which acceptance filter enabled the message reception into this receive buffer. 01111 = Acceptance Filter 15 (RXF15) 01110 = Acceptance Filter 14 (RXF14)

00000 = Acceptance Filter 0 (RXF0)

Legend:	U = Unimplemented bit, read as '0'	- n = Value at POR
C = Clearable bit	R = Readable bit W = Writable bit	x = Bit is unknown
'1' = Bit is set	'0' = Bit is cleared	

Mada	R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0				
wode u	RXFUL	RXM1	RXM0		RXRTRRO	FILHIT2	FILHIT1	FILHIT0				
		DAMO	D 0	D 0	D o	D 0	D O	D O				
Mode 1, 2	R/C-0 RXFUL	R/W-0 RXM1	R-0 RTRRO	R-0 FILHIT4	R-0 FILHIT3	R-0 FILHIT2	R-0 FILHIT1	R-0 FILHIT0				
	bit 7	NAIVIT	KIKKO	FILIII 4	FILITIS	FILIIIIZ		bit				
ISTER 23-1 Mode 0 Mode 1, 2 bit 7 bit 6 bit 5 bit 4 bit 3	DVELLI , D	aniun Full Sta	tuo hit									
	RXFUL: Receive Full Status bit 1 = Receive buffer contains a received message											
	0 = Receive buffer is open to receive a new message											
	Note:		s read. As long	•	eceiving a mess s set, no new n	-	•					
bit 6	11 = Recei 10 = Recei 01 = Recei	ve all messag ve only valid n ve only valid n	es (including the nessages with nessages with	nose with erro extended ide standard ide	M0 to form RXN rs); filter criteria ntifier; EXIDEN ntifier, EXIDEN in n RXFnSIDL reg	is ignored in RXFnSIDL n n RXFnSIDL m	nust be '1'					
	1 = Receive	-			s); acceptance fi	ilters are ignore	ed					
bit 5		ceive Buffer M	ode bit 0; com	bines with RX	M1 to form RXM	//<1:0> bits (se	e bit 6)					
	1 = A remo	te transmissio	nission Reques on request is re on request is no	ceived	ived Message (r	ead-only)						
bit 4	<u>Mode 1, 2:</u> FILHIT4: F	ented: Read a ilter Hit bit 4 nbines with ot		n filter accepta	ance bits <4:0>.							
bit 3	1 = A remo 0 = A remo <u>Mode 1, 2:</u> FILHIT3: F	te transmissio te transmissio ilter Hit bit 3	on request is re on request is no	ceived ot received	ance bits <4:0>.	e (read-only)						
bit 2-0	<u>Mode 0:</u> FILHIT2:FI	LHIT0: Filter H	Hit bits		ne last message	reception into	Receive Buffe	er 1.				
	100 = Acce 011 = Acce 010 = Acce	erved eptance Filter eptance Filter eptance Filter eptance Filter	4 (RXF4) 3 (RXF3) 2 (RXF2)			14 1						
	001 = Acceptance Filter 1 (RXF1), only possible when RXB0DBEN bit is set 000 = Acceptance Filter 0 (RXF0), only possible when RXB0DBEN bit is set <u>Mode 1, 2:</u> FILHIT2:FILHIT0 Filter Hit bits <2:0>											
	into this rec	ceive buffer.	n with FILHI I < er 15 (RXF15) er 14 (RXF14)	:4:3>, INDICAte	which acceptar	nce filter enable	ea the messag	je receptio				
		cceptance Filt										
	Logondi			nonted bit re	ad aa '0'		e at POR					
	Legend:		U = Unimpler	nented bit, re	ad as 0	-n = valu	ie al POR					

PIC18F6585/8585/6680/8680

REGISTER 23-15: RXBnSIDH: RECEIVE BUFFER n STANDARD IDENTIFIER REGISTERS, HIGH BYTE $[0 \le n \le 1]$

		.1						
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 7							bit 0	

bit 7-0

SID10:SID3: Standard Identifier bits, if EXID = 0 (RXBnSIDL<3>);
 Extended Identifier bits EID28:EID21, if EXID = 1.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-16: RXBnSIDL: RECEIVE BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE $[0 \le n \le 1]$

	LOW DI		·1						
	R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x	
	SID2	SID1	SID0	SRR	EXID		EID17	EID16	
	bit 7							bit 0	
bit 7-5	SID2:SID0: Standard Identifier bits, if EXID = 0;								
	Extended Identifier bits EID20:EID18, if EXID = 1.								
bit 4	SRR: Substitute Remote Request bit								
	This bit is always '0' when EXID = 1 or equal to the value of RXRTRRO (RBXnCON<3>) when EXID = 0.								
bit 3	EXID: Exte	nded Identif	ier bit						
		0		ded data fra	,	SID0 are EID	028:EID18		
	0 = Received message is a standard data frame								
bit 2	Unimplem	ented: Read	d as '0'						
bit 1-0	EID17:EID	16: Extende	d Identifier b	oits					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-17: RXBnEIDH: RECEIVE BUFFER n EXTENDED IDENTIFIER REGISTERS,

HIGH BYTE $[0 \le n \le 1]$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

bit 7-0 EID15:EID8: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-18: RXBnEIDL: RECEIVE BUFFER n EXTENDED IDENTIFIER REGISTERS,

LOW	BYTE	[0 ≤ n ≤	1]
-----	------	----------	----

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

bit 7-0 EID7:EID0: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown	

REGISTER 23-19: RXBnDLC: RECEIVE BUFFER n DATA LENGTH CODE REGISTERS $[0 \le n \le 1]$

	U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x
	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0
	bit 7							bit 0
bit 7	Unimplem	ented: Read	d as '0'					
bit 6			note Transm	ission Requ	est bit			
		e transfer re						
L:1 F		ote transfer	request					
bit 5	RB1: Rese			- (0)				
L:1	Reserved b RB0: Rese	•	c and read a	IS 0.				
bit 4			c and read a					
bit 3-0								
DII 3-0	DLC3:DLC0: Data Length Code bits							
	1111 = Invalid 1110 = Invalid							
	1101 = Inva							
	1100 = Inva							
	$1011 = \ln v_0$							
	1010 = Inva 1001 = Inva							
		a length = 8	bytes					
		a length = 7						
		a length = 6						
		a length = 5 a length = 4						
		a length = 3						
		a length = 2						
		a length = 1	•					
	0000 = Da t	a length = 0) bytes					
	r							1
	Legend:							
	R = Readat		W = Writal			•	bit, read as '	
	- n = Value	at POR	'1' = Bit is	set	'0' = Bit i	s cleared	x = Bit is u	nknown

PIC18F6585/8585/6680/8680

REGISTER 23-20: RXBnDm: RECEIVE BUFFER n DATA FIELD BYTE m REGISTERS

$[0 \le n \le 1, 0 \le m \le 7]$										
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x			
RXBnDm7	RXBnDm6	RXBnDm5	RXBnDm4	RXBnDm3	RXBnDm2	RXBnDm1	RXBnDm0			
bit 7							bit 0			

bit 7-0 **RXBnDm7:RXBnDm0:** Receive Buffer n Data Field Byte m bits (where $0 \le n < 1$ and 0 < m < 7) Each receive buffer has an array of registers. For example, Receive Buffer 0 has 8 registers: RXB0D0 to RXB0D7.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-21: RXERRCNT: RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
bit 7							bit 0

bit 7-0 REC7:REC0: Receive Error Counter bits

This register contains the receive error value as defined by the CAN specifications. When RXERRCNT > 127, the module will go into an error-passive state. RXERRCNT does not have the ability to put the module in "bus-off" state.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$	

EXAMPLE 23-5: READING A CAN MESSAGE

```
; Need to read a pending message from RXB0 buffer.
; To receive any message, filter, mask and RXM1:RXM0 bits in RXB0CON registers must be
; programmed correctly.
;
; Make sure that there is a message pending in RXB0.
                                   ; Does RXB0 contain a message?
BTFSS RXBOCON, RXFUL
BRA
      NoMessage
                                     ; No. Handle this situation...
; We have verified that a message is pending in RXB0 buffer.
; If this buffer can receive both Standard or Extended Identifier messages,
; identify type of message received.
BTFSS RXBOSIDL, EXID
                                     ; Is this Extended Identifier?
BRA
       StandardMessage
                                     ; No. This is Standard Identifier message.
                                     ; Yes. This is Extended Identifier message.
; Read all 29-bits of Extended Identifier message.
. . .
; Now read all data bytes
MOVFF RXB0DO, MY_DATA_BYTE1
. . .
; Once entire message is read, mark the RXB0 that it is read and no longer FULL.
                                    ; This will allow CAN Module to load new messages
BCF
      RXB0CON, RXFUL
                                     ; into this buffer.
. . .
```

23.2.3.1 Programmable TX/RX and Auto RTR Buffers

The ECAN module contains 6 message buffers that can be programmed as transmit or receive buffers. Any of these buffers can also be programmed to automatically handle RTR messages.

Note: These registers are not used in Mode 0.

'1' = Bit is set

REGISTER 23-22: BnCON: TX/RX BUFFER n CONTROL REGISTERS IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0 < n >) = 0]^{(1)}$

'0' = Bit is cleared

	$[0 \ge 11 \ge 5]$)3550<	= 0], ,				
	R/C-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
	bit 7							bit 0
bit 7	7 RXFUL: Receive Full Status bit ⁽¹⁾							
			ntains a recei		,			
	Note: This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and buffer will be considered full.							
bit 6	RXM1: Receive Buffer Mode bit							
	 1 = Receive all messages including partial and invalid (acceptance filters are ignored) 0 = Receive all valid messages as per acceptance filters 							
bit 5	RTRRO: R	Read-Only R	emote Trans	mission Re	quest bit for	Received M	lessage	
		•	e is a remote e is not a rem		•	st		
bit 4-0	FILHIT4:F	ILHITO: Filte	er Hit bits					
	These bits	indicate wh	ich acceptan	ce filter ena	bled the last	t message re	eception into	this buffer.
		-	Filter 15 (RXI Filter 14 (RXI					
	 00001 = Acceptance Filter 1 (RXF1) 00000 = Acceptance Filter 0 (RXF0)							
	Note 1: These registers are available in Mode 1 and 2 only.							
	Legend:	U	= Unimpleme	ented bit, rea	ad as 'O'	- n = Value	e at POR	
	C = Cleara	ble bit R	= Readable b	oit W = Wi	ritable bit	x = Bit is u	Inknown	

- n = Value at POR

'1' = Bit is set

REGISTER 23-23: BnCON: TX/RX BUFFER n CONTROL REGISTERS IN TRANSMIT MODE

	[0 ≤ n ≤ 5,	TXnEN (B	SEL0 <n>)</n>	= 1] ⁽¹⁾		-	-		
	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
	TXBIF	TXABT	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0	
	bit 7							bit 0	
bit 7			r Interrupt Fl						
		sage is succ ssage was t	cessfully tran	smitted					
bit 6	TXABT: Tra	ansmission	Aborted Sta	tus bit ⁽¹⁾					
		ge was aboi ge was not a							
bit 5	TXLARB:	Transmissio	n Lost Arbitr	ation Status	bit ⁽²⁾				
	 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 								
bit 4	TXERR: Transmission Error Detected Status bit ⁽²⁾								
	1 = A bus error occurred while the message was being sent								
bit 3	 0 = A bus error did not occur while the message was being sent TXREQ: Transmit Request Status bit⁽³⁾ 								
DIL 3			a message;			RB and T	(FRR bits		
			red when the						
	Note:	Clearing th	is bit in softw	ware while t	ne bit is set v	will request	a message a	abort.	
bit 2	RTREN: A	utomatic Re	emote Transr	mission Req	uest Enable	bit			
			Insmission re					set	
bit 1-0	TXPRI1:TX	(PRI0: Tran	smit Priority	bits ⁽⁴⁾					
		- ·	nighest priori	ty)					
	10 = Priorit 01 = Priorit								
			owest priority	v)					
		-	sters are ava		de 1 and 2	only.			
			automatically						
	 3: While TXREQ is set or transmission is in progress, transmit buffer registers remain read-only. 								
	4: These bits set the order in which the transmit buffer will be transferred. They do not alter the CAN message identifier.								
	Legend:								
	R = Reada	ble bit	W = Writa	ble bit	U = Unin	nplemented	bit, read as	'0'	

x = Bit is unknown

'0' = Bit is cleared

REGISTER 23-24: BnSIDH: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, HIGH BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0

bit 7-0 **SID10:SID3:** Standard Identifier bits, if EXIDE (BnSIDL<3>) = 0; Extended Identifier bits EID28:EID21, if EXIDE = 1.

Note 1: These registers are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **SID10:SID3:** Standard Identifier bits, if EXIDE (BnSIDL<3>) = 0; Extended Identifier bits EID28:EID21, if EXIDE = 1.

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

REGISTER 23-26: BnSIDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE IN RECEIVE MODE [$0 \le n \le 5$, TXnEN (BSEL0<n>) = 0]⁽¹⁾

	LOW DI			- [0 - 11 - 0	, , , , , , , , , , , , , , , , , , , ,		·) = •]		
	R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x	
	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	
	bit 7							bit 0	
bit 7-5	bit 7-5 SID2:SID0: Standard Identifier bits, if EXID = 0;								
	Extended Identifier bits EID20:EID18, if EXID = 1.								
bit 4	SRR: Substitute Remote Transmission Request bit (only when EXID = 1)								
	1 = Remote	e transmissi	on request o	occurred					
	0 = No rem	note transmi	ssion reques	st occurred					
bit 3	EXID: Exte	ended Identif	ier Enable b	oit					
		•				010:SID0 are	e EID28:EID	18	
	0 = Receiv	ed message	is a standa	rd identifier	frame				
bit 2	Unimplem	ented: Read	d as '0'						
bit 1-0	EID17:EID	16: Extende	d Identifier b	oits					
	Note 1:	These regis	sters are ava	ailable in Mo	de 1 and 2	only.			

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

$\label{eq:register23-27: BnSIDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, \\ LOW BYTE IN TRANSMIT MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 1]^{(1)}$

	-			L -	-,	`	/ -			
	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x		
	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16		
	bit 7							bit 0		
bit 7-5	bit 7-5 SID2:SID0: Standard Identifier bits, if EXIDE = 0;									
	Extended Identifier bits EID20:EID18, if EXIDE = 1.									
bit 4	Unimplemented: Read as '0'									
bit 3	EXIDE: Extended Identifier Enable bit									
	1 = Receiv	ed message	e is an exten	ded identifie	er frame, SID	010:SID0 are	e EID28:EID	18		
	0 = Receiv	ed message	e is a standa	rd identifier	frame					
bit 2	Unimplem	ented: Rea	d as '0'							
bit 1-0	EID17:EID	16: Extende	d Identifier I	oits						
	Note 1: These registers are available in Mode 1 and 2 only.									
		-								
	Legend:									

Legend:						
R = Readable bit	W = Writable bit	it U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

REGISTER 23-28: BnEIDH: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

bit 7-0

0 **EID15:EID8:** Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown

$\label{eq:register23-29: BnEIDH: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ HIGH BYTE IN TRANSMIT MODE [0 \leq n \leq 5, TXnEN (BSEL0<n>) = 1] \end{tabular}^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID15:EID8: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F6585/8585/6680/8680

REGISTER 23-30: BnEIDL: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, LOW BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL<n>) = 0]^{(1)}$

			-	•		-	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

bit 7-0

EID7:EID0: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

$\label{eq:register23-31:BnEIDL: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ LOW BYTE IN TRANSMIT MODE [0 \le n \le 5, TXnEN (BSEL<n>) = 1]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0

EID7:EID0: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-32: BnDm: TX/RX BUFFER n DATA FIELD BYTE m REGISTERS IN RECEIVE MODE $[0 \le n \le 5, 0 \le m \le 7, TXnEN (BSEL<n>) = 0]^{(1)}$

| R-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BnDm7 | BnDm6 | BnDm5 | BnDm4 | BnDm3 | BnDm2 | BnDm1 | BnDm0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **BnDm7:BnDm0:** Receive Buffer n Data Field Byte m bits (where $0 \le n < 3$ and 0 < m < 8) Each receive buffer has an array of registers. For example, Receive Buffer 0 has 7 registers: B0D0 to B0D7.

Note 1: These registers are available in Mode 1 and 2 only.

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown

REGISTER 23-33: BnDm: TX/RX BUFFER n DATA FIELD BYTE m REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, 0 \le m \le 7, TXnEN (BSEL<n>) = 1]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BnDm7 | BnDm6 | BnDm5 | BnDm4 | BnDm3 | BnDm2 | BnDm1 | BnDm0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **BnDm7:BnDm0:** Transmit Buffer n Data Field Byte m bits (where $0 \le n < 3$ and 0 < m < 8) Each transmit buffer has an array of registers. For example, Transmit Buffer 0 has 7 registers: TXB0D0 to TXB0D7.

Legend:			
R = Readable bit	R = Readable bit W = Writable bit		bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F6585/8585/6680/8680

bit bit

bit

bit

bit

REGISTER 23-34: BnDLC: TX/RX BUFFER n DATA LENGTH CODE REGISTERS IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL<n>) = 0]^{(1)}$

U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x					
_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0					
bit 7							bit					
		(0)										
Unimpleme												
	RTR: Receiver Remote Transmission Request bit This is a remote transmission request											
0 = This is n		transmissi	on request									
RB1: Reserved bit 1												
Reserved by	•	and read a	as '0'.									
RB0: Reserved bit 0												
Reserved by	y CAN Spec	and read a	as '0'.									
DLC3:DLC0: Data Length Code bits												
1111 = Reserved												
1110 = Reserved												
1101 = Res												
1100 = Reserved												
1011 = Reserved												
1010 = Reserved 1001 = Reserved												
1001 = Reserved 1000 = Data length = 8 bytes												
0111 = Data length = 7 bytes												
0110 = Data												
	0101 = Data length = 5 bytes											
0100 = Data												
0011 = Data												
0010 = Data	•	•										
0001 = Data 0000 = Data												
0000 - Duit	u longin – o	bytes										

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-35: BnDLC: TX/RX BUFFER n DATA LENGTH CODE REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL < n >) = 1]^{(1)}$

			000000000000000000000000000000000000000	· +]						
	U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
	_	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0		
	bit 7							bit 0		
bit 7	Unimplem	ented: Read	d as '0'							
bit 6	TXRTR: Transmitter Remote Transmission Request bit									
	 1 = Transmitted message will have RTR bit set 0 = Transmitted message will have RTR bit cleared 									
			•		areu					
bit 5-4	Unimpiem	ented: Read	as '0'							
bit 3-0	DLC3:DLC	0: Data Len	gth Code bit	ts						
		= Reserved	-							
		ta length = 8								
		ta length = 7	-							
		ta length = 6	•							
		ta length = 5	•							
		ta length = 4	-							
		ta length = 3	•							
		ta length = 2	•							
		ta length = 1	-							
		ta length = 0								
	Note 1:	These regis	sters are ava	ailable in Mo	de 1 and 2 d	only.				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown	

REGISTER 23-36: BSEL0: BUFFER SELECT REGISTER 0⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
B5TXEN	B4TXEN	B3TXEN	B2TXEN	B1TXEN	B0TXEN	—	—
bit 7							bit 0

bit 7-2 B5TXEN:B0TXEN: Buffer 5 to Buffer 0 Transmit Enable bit

1 = Buffer is configured in Transmit mode

0 = Buffer is configured in Receive mode

bit 1-0 Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

23.2.3.2 Message Acceptance Filters and Masks

This subsection describes the message acceptance filters and masks for the CAN receive buffers.

Note:	These	registers	are	writable	in
	Configu	ration mode	only.		

REGISTER 23-37: RXFnSIDH: RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER REGISTERS, HIGH BYTE $[0 \le n \le 15]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **SID10:SID3:** Standard Identifier Filter bits, if EXIDEN = 0;

Extended Identifier Filter bits EID28:EID21, if EXIDEN = 1.

Note 1: Registers RXF6SIDH:RXF15SIDH are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-38: RXFnSIDL: RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER REGISTERS, LOW BYTE $[0 \le n \le 15]^{(1)}$

	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x				
	SID2	SID1	SID0	—	EXIDEN		EID17	EID16				
	bit 7							bit 0				
bit 7-5	SID2:SID0: Standard Identifier Filter bits, if EXIDEN = 0; Extended Identifier Filter bits EID20:EID18, if EXIDEN = 1.											
bit 4	Unimplemented: Read as '0'											
bit 3	EXIDEN: Extended Identifier Filter Enable bit 1 = Filter will only accept extended ID messages 0 = Filter will only accept standard ID messages											
	Note:	In Mode 0, mask regis		st be set/clea	ared as requ	uired, irresp	ective of cor	responding				
bit 2	Unimplem	ented: Read	d as '0'									
bit 1-0	EID17:EID	16: Extende	d Identifier I	Filter bits								
	Note 1: Registers RXF6SIDL:RXF15SIDL are available in Mode 1 and 2 only.											
	Legend:											

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-39: RXFnEIDH: RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE $[0 \le n \le 15]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID15:EID8: Extended Identifier Filter bits

Note 1: Registers RXF6EIDH:RXF15EIDH are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-40: RXFnEIDL: RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTERS, LOW BYTE [0 \leq n \leq 15]^{(1)}

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID7:EID0: Extended Identifier Filter bits

Note 1: Registers RXF6EIDL:RXF15EIDL are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-41: RXMnSIDH: RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK REGISTERS, HIGH BYTE $[0 \le n \le 1]$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 SID10:SID3: Standard Identifier Mask bits, or Extended Identifier Mask bits EID28:EID21

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-42: RXMnSIDL: RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK REGISTERS, LOW BYTE $[0 \le n \le 1]$

	NEOIOTE	.0, 2011 2		1 - 1					
	R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x	
	SID2	SID1	SID0	—	EXIDEN ⁽¹⁾	—	EID17	EID16	
	bit 7							bit 0	
bit 7-5 bit 4				sk bits, or E	xtended Ident	ifier Mask b	oits EID20:E	ID18	
bit 3	Unimplemented: Read as '0' Mode 0:								
	Unimplemented: Read as '0'								
	<u>Mode 1, 2</u> :								
	EXIDEN: E	xtended Ide	ntifier Filter	Enable Mas	sk bit ⁽¹⁾				
		,	,		nSIDL will be sages will be				
	Note 1:	This bit is a	vailable in N	Node 1 and	2 only.				
bit 2	Unimplem	ented: Read	d as '0'						
bit 1-0	EID17:EID16: Extended Identifier Mask bits								
	Legend:								

	Legend:			
	R = Readable bit	W = Writable bit	U = Unimplemented B	bit, read as '0'
ŀ	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-43: RXMnEIDH: RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK REGISTERS, HIGH BYTE $[0 \le n \le 1]$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID15:EID8: Extended Identifier Mask bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-44: RXMnEIDL: RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK REGISTERS, LOW BYTE [0 \le n \le 1]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0

EID7:EID0: Extended Identifier Mask bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-45:	SDFLC: S	TANDARD	DATA BYT	ES FILTE		I COUNT I	REGISTER	(1)
	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	—	FLC4	FLC3	FLC2	FLC1	FLC0
	bit 7							bit 0
bit 7-5								
bit 4-0	FLC4:FLC0	: Filter Lengt	n Count bits					
	Mode 0:	• • •						
	Not used; for	rced to '0000	00'.					
	<u>Mode 1, 2:</u>							
	00000-1001	ι	18 bits are av used depend configured as	Is on DLC3:	DLC0 bits (RXBnDLC<	3:0> or BnD	
	If DLC3:DLC							
	If DLC3:DLC0 = 0001 Up to 8 data bits of RXFnEID<7:0>, as determined by FLC2:FLC0, wi be compared with the corresponding number of data bits of th incoming message							
	If DLC3:DLC0 = 0010 Up to 16 data bits of RXFnEID<15:0>, as determined by FLC3:FLC will be compared with the corresponding number of data bits of t incoming message							
	If DLC3:DLC	0 = 0011 U	-	a bits of RX ared with th			•	

Note 1: This register is available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-46: RXFCONn: RECEIVE FILTER CONTROL REGISTER n [0 \leq n \leq 1]^{(1)}

RXFCON0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN
RXFCON1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
KAFCONT	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN
	bit 7							bit 0

bit 7-0 **RXFnEN:** Receive Filter n Enable bit

- 0 = Filter is disabled
- 1 = Filter is enabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ISTER 23-47:	RXFBCON	n: RECEIVE	E FILTER I	BUFFER C	ONTROL	REGISTE	R n ⁽¹⁾	
RXFBCON0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
KAFBCONU	F1BP_3	F1BP_2	F1BP_1	F1BP_0	F0BP_3	F0BP_2	F0BP_1	F0BP_0
RXFBCON1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
	F3BP_3	F3BP_2	F3BP_1	F3BP_0	F2BP_3	F2BP_2	F2BP_1	F2BP_0
RXFBCON2	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
	F5BP_3	F5BP_2	F5BP_1	F5BP_0	F4BP_3	F4BP_2	F4BP_1	F4BP_0
	DAMA		DAM 0	D M A	DAM 0	D M A	DAM 0	DAM 0
RXFBCON3	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7BP_3	F7BP_2	F7BP_1	F7BP_0	F6BP_3	F6BP_2	F6BP_1	F6BP_0
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RXFBCON4	F9BP_3	F9BP_2	F9BP_1	F9BP_0	F8BP_3	F8BP_2	F8BP_1	F8BP_0
	1001_0	1001_2	1001_1	1001_0	1001_0	1001_2	1001_1	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RXFBCON5	F11BP_3	F11BP_2	F11BP_1	F11BP_0	F10BP_3	F10BP_2	F10BP_1	F10BP_0
						L		
RXFBCON6	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
KAFBCONG	F13BP_3	F13BP_2	F13BP_1	F13BP_0	F12BP_3	F12BP_2	F12BP_1	F12BP_0
RXFBCON7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F15BP_3	F15BP_2	F15BP_1	F15BP_0	F14BP_3	F14BP_2	F14BP_1	F14BP_0
	bit 7							bit 0
			- "					
bit 7-0		BP_0: Filter r			oits			
		r n is associa r n is associa						
		r n is associa						
		r n is associa						
	•							
	• • • • • • • • • • • • • • • • • • • •							
		r n is associa = Reserved	ited with B5					
		This register i	s available	in Mode 1 a	nd 2 only.			
		ũ			,			

REGISTER 23-47: RXFBCONn: RECEIVE FILTER BUFFER CONTROL REGISTER n⁽¹⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unkn	own

PIC18F6585/8585/6680/8680

23-48:	MSEL0: M		CT REGIS	TER 0 ⁽¹⁾						
	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0		
	FIL3_1	FIL3_0	FIL2_1	FIL2_0	FIL1_1	FIL1_0	FIL0_1	FIL0_0		
	bit 7							bit 0		
: 7-6	11 = No mas 10 = Filter 1 01 = Accept	5 ance Mask 1	elect bits 1 a	and 0						
t 5-4	<pre>00 = Acceptance Mask 0 FIL2_1:FIL2_0: Filter 2 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0</pre>									
t 3-2	11 = No mas 10 = Filter 1 01 = Accept		elect bits 1 a	and 0						
t 1-0	FIL0_1:FIL0 11 = No mas 10 = Filter 1 01 = Accept)_0: Filter 0 S sk	elect bits 1 a	and 0						
	Note 1:	This register i	s available i	n Mode 1 ai	nd 2 only.					

REGISTER 23-48: MSEL0: MASK SELECT REGISTER 0⁽¹⁾

bit

bit

bit

bit

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18F6585/8585/6680/8680

IEN 23-49.		ASK SELE	CI KEGIS						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	
	FIL7_1	FIL7_0	FIL6_1	FIL6_0	FIL5_1	FIL5_0	FIL4_1	FIL4_0	
	bit 7							bit 0	
bit 7-6	11 = No mas 10 = Filter 1 01 = Accept	5 ance Mask 1	elect bits 1 a	and 0					
bit 5-4	<pre>00 = Acceptance Mask 0 FIL6_1:FIL6_0: Filter 6 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0</pre>								
bit 3-2	11 = No mas 10 = Filter 1 01 = Accept	5	elect bits 1 a	and 0					
bit 1-0	11 = No mas 10 = Filter 1 01 = Accept	5	elect bits 1 a	and 0					
	Note 1:	This register i	s available i	n Mode 1 ar	nd 2 only.				

REGISTER 23-49: MSEL1: MASK SELECT REGISTER 1⁽¹⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

IER 23-30.		ASK SELE	CI KEGIS							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	FIL11_1	FIL11_0	FIL10_1	FIL10_0	FIL9_1	FIL9_0	FIL8_1	FIL8_0		
	bit 7							bit 0		
bit 7-6		.11_0: Filter 1	1 Select bits	s 1 and 0						
	11 = No mask									
	10 = Filter 15 01 = Acceptance Mask 1									
	•	ance Mask 0								
bit 5-4	FIL10_1:FIL	.10_0: Filter 1	0 Select bit	s 1 and 0						
	11 = No mas 10 = Filter 1									
	01 = Accept	ance Mask 1								
	00 = Accept	ance Mask 0								
bit 3-2	—	_0: Filter 9 S	elect bits 1	and 0						
	11 = No mas									
	10 = Filter 1	5 ance Mask 1								
	•	ance Mask 0								
bit 1-0	FIL8_1:FIL8	6_0: Filter 8 S	elect bits 1	and 0						
	11 = No mas									
	10 = Filter 1	5 ance Mask 1								
	•	ance Mask 0								
	•	This register i	s available i	n Mode 1 ar	nd 2 only.					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-50: MSEL2: MASK SELECT REGISTER 2⁽¹⁾

PIC18F6585/8585/6680/8680

FER 23-51:	MSEL3: M	ASK SELE		TER 3 ⁽¹⁾						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	FIL15_1	FIL15_0	FIL14_1	FIL14_0	FIL13_1	FIL13_0	FIL12_1	FIL12_0		
	bit 7							bit 0		
bit 7-6	FIL15_1:FIL	.15_0: Filter 1	5 Select bit	s 1 and 0						
	11 = No mask									
	10 = Filter 15 01 = Acceptance Mask 1									
		ance Mask 0								
bit 5-4	•	.14_0: Filter 1	4 Select bit	s 1 and 0						
	 11 = No mas									
	10 = Filter 1	5								
	01 = Accept									
	•	ance Mask 0								
bit 3-2	—	.13_0: Filter 1	3 Select bit	s 1 and 0						
	11 = No mas 10 = Filter 1									
	01 = Accepta	-								
		ance Mask 0								
bit 1-0	FIL12_1:FIL	.12_0: Filter 1	2 Select bit	s 1 and 0						
	11 = No mas									
	10 = Filter 1	-								
	01 = Accepta = 0.0 = Accepta	ance Mask 1 ance Mask 0								
	•	This register is	i aldelieve a	n Mode 1 a	nd 2 only					
		inis register i			iu z offiy.					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-51: MSEL3: MASK SELECT REGISTER 3⁽¹⁾

'0' = Bit is cleared

23.2.4 CAN BAUD RATE REGISTERS

This subsection describes the CAN Baud Rate registers.

Note:	These	registers	are	writable	in
	Configu	ration mode	only.		

- n = Value at POR

REGISTER 23-52: BRGCON1: BAUD RATE CONTROL REGISTER 1

LIX 20 02.												
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0				
	bit 7 bit 0											
bit 7-6	SJW1:SJW0: Synchronized Jump Width bits											
	11 = Synchronization jump width time = $4 \times T_Q$											
	10 = Synchronization jump width time = 3 x TQ 01 = Synchronization jump width time = 2 x TQ											
	00 = Synchronization jump width time = 1 x TQ											
bit 5-0	BRP5:BRP0: Baud Rate Prescaler bits											
	111111 = TQ = (2 x 64)/FOSC 111110 = TQ = (2 x 63)/FOSC											
	000001 = TQ = (2 x 2)/Fosc 000000 = TQ = (2 x 1)/Fosc											
	Legend:											
	R = Reada	ble bit	W = Writa	ble bit	U = Unin	nplemented	bit, read as	0'				

'1' = Bit is set

x = Bit is unknown

- n = Value at POR

		-			-						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0			
	bit 7							bit 0			
bit 7	SEG2PHTS:	Phase Seg	gment 2 Tim	e Select bit							
	 1 = Freely programmable 0 = Maximum of PHEG1 or Information Processing Time (IPT), whichever is greater 										
bit 6	SAM: Sample of the CAN bus Line bit										
		 1 = Bus line is sampled three times prior to the sample point 0 = Bus line is sampled once at the sample point 									
bit 5-3	SEG1PH2:S	EG1PH0: F	Phase Segm	ent 1 bits							
	111 = Phase Segment 1 time = 8 x TQ 110 = Phase Segment 1 time = 7 x TQ 101 = Phase Segment 1 time = 6 x TQ 100 = Phase Segment 1 time = 5 x TQ 011 = Phase Segment 1 time = 4 x TQ										
	011 = Phase 010 = Phase 001 = Phase 000 = Phase	Segment Segment	1 time = 3 x 1 time = 2 x	ΤQ ΤQ							
bit 2-0		•			ts						
	PRSEG2:PRSEG0: Propagation Time Select bits 111 = Propagation time = $8 \times TQ$ 100 = Propagation time = $7 \times TQ$ 101 = Propagation time = $5 \times TQ$ 011 = Propagation time = $4 \times TQ$ 010 = Propagation time = $3 \times TQ$ 001 = Propagation time = $2 \times TQ$ 000 = Propagation time = $1 \times TQ$										
	Legend:										
	R = Readable	e bit	W = Writab	le bit	U = Unimp	plemented l	oit, read as '	0'			

'1' = Bit is set

REGISTER 23-53: BRGCON2: BAUD RATE CONTROL REGISTER 2

x = Bit is unknown

'0' = Bit is cleared

	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	WAKDIS	WAKFIL	—	—	—	SEG2PH2 ⁽¹⁾	SEG2PH1 ⁽¹⁾	SEG2PH0 ⁽¹⁾		
	bit 7							bit 0		
bit 7	WAKDIS:	Wake-up [Disable bit							
	 1 = Disable CAN bus activity wake-up feature 0 = Enable CAN bus activity wake-up feature 									
bit 6	WAKFIL: Selects CAN bus Line Filter for Wake-up bit									
	1 = Use CAN bus line filter for wake-up									
	0 = CAN I	bus line filte	er is not us	ed for wake	e-up					
bit 5-3	Unimpler	nented: Re	ad as 'o'							
bit 2-0	SEG2PH2	2:SEG2PH): Phase S	egment 2	Time Selec	ct bits ⁽¹⁾				
	111 = Pha	ase Segme	nt 2 time =	8 x TQ						
		ase Segme								
	101 = Phase Segment 2 time = 6 x TQ 100 = Phase Segment 2 time = 5 x TQ									
		ase Segme								
		ase Segme								
	001 = Phase Segment 2 time = 2 x TQ 000 = Phase Segment 2 time = 1 x TQ									
	Note 1: Ignored if SEG2PHTS bit (BRGCON2<7>) is '0'.									
	Logondy									

REGISTER 23-54: BRGCON3: BAUD RATE CONTROL REGISTER 3

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

23.2.5 CAN MODULE I/O CONTROL REGISTER

This register controls the operation of the CAN module's I/O pins in relation to the rest of the microcontroller.

REGISTER 23-55:	CIOCON: CAN I/O CONTROL REGISTER										
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
	TX2SRC	TX2EN	ENDRHI	CANCAP		—	—	—			
	bit 7	bit 7 b									
	TX2SRC: CANTX2 Pin Data Source bit										
bit 7											
			tput the CA								
	0 = CANTX2 pin will output CANTX1										
bit 6	TX2EN: CANTX2 Pin Enable bit										
	 1 = CANTX2 pin will output CANTX1 or CAN clock as selected by TX2SRC bit 0 = CANTX2 pin will have digital I/O function 										
		•	•	O function							
bit 5	ENDRHI: E		U								
		•	ve VDD wher								
				en recessive							
bit 4			-	Capture Ena							
		•		ssage receiv P1 input to 0	• .		on RC2/CCF	21			
bit 3-0	Unimplem	ented: Rea	d as '0'								
	Note 1: Always set this bit when using differential bus to avoid signal crosstalk in CANTX from other nearby pins.										
Legend:											

Legend:						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown				

23.2.6 CAN INTERRUPT REGISTERS

bit

bit

bit

bit

bit

bit

bit

bit

The registers in this section are the same as described in **Section 9.0 "Interrupts"**. They are duplicated here for convenience.

REGISTER 23-56: PIR3: PERIPHERAL INTERRUPT FLAG REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRXIF	WAKIF	ERRIF	TXB2IF/ TXBnIF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXB1IF/ RXBnIF	RXB0IF FIFOWN			
bit 7							b			
			ssage Interr							
	alid messag alid messag		Irred on the	CAN bus						
	-	•	up Interrupt	Elag bit						
	y on CAN b			r lag bit						
	ivity on CAI									
ERRIF: C/	AN bus Erro	r Interrupt	Flag bit							
	or has occu N module e		CAN module	e (multiple so	ources)					
	N is in Mode									
TXB2IF: CAN Transmit Buffer 2 Interrupt Flag bit										
 1 = Transmit Buffer 2 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 2 has not completed transmission of a message 										
	v is in Mode				amoodago					
			errupt Flag b	it						
	-			d transmissi	on of a mess	age and ma	y be reload			
	ansmit buffe									
			Interrupt Flag							
				ssion of a me		may be relo	aded			
 0 = Transmit Buffer 1 has not completed transmission of a message TXB0IF: CAN Transmit Buffer 0 Interrupt Flag bit⁽¹⁾ 										
				ssion of a me smission of a		may be relo	aded			
When CAN is in Mode 0:										
RXB1IF: CAN Receive Buffer 1 Interrupt Flag bit										
 1 = Receive Buffer 1 has received a new message 0 = Receive Buffer 1 has not received a new message 										
When CAN is in Mode 1 or 2:										
RXBnIF: Any Receive Buffer Interrupt Flag bit										
 1 = One or more receive buffers has received a new message 0 = No receive buffer has received a new message 										
When CAN	N is in Mode	<u>e 0:</u>								
RXB0IF: (CAN Receiv	e Buffer 0 I	nterrupt Flag	g bit						
			d a new mes eived a new	0						
When CAN	<u>N is in Mode</u>	<u>e 1:</u>								
Unimplem	nented: Rea	ad as '0'								
	v is in Mode									
			errupt Flag b	oit						
	nigh waterm									
	nigh waterm	ark is not r		orced to '0'.						

K = Keauable bit		O = Onimplementeu r	Jil, Teau as 0
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ER 23-57:	PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER											
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	IRXIE	WAKIE	ERRIE	TXB2IE/ TXBnIE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXB1IE/ RXBnIE	RXB0IE/ FIFOWMIE				
	bit 7	I	1			I	I	bit 0				
bit 7	IRXIE: CA	N Invalid R	eceived Me	essage Inter	rupt Enable	bit						
	1 = Enable	e invalid me	essage rece	eived interru	pt							
bit 6	 Disable invalid message received interrupt WAKIE: CAN bus Activity Wake-up Interrupt Enable bit 											
	 1 = Enable bus activity wake-up interrupt 0 = Disable bus activity wake-up interrupt ERRIE: CAN bus Error Interrupt Enable bit 											
bit 5	ERRIE: C	AN bus Erre	or Interrupt	Enable bit								
		e CAN bus		•								
		e CAN bus		upt								
bit 4		<u>N is in Mode</u> CAN Transn		Interrupt En	able bit							
	 1 = Enable Transmit Buffer 2 interrupt 0 = Disable Transmit Buffer 2 interrupt 											
	When CAN is in Mode 1 or 2:											
	TXBnIE: CAN Transmit Buffer Interrupts Enable bit											
	 1 = Enable transmit buffer interrupt; individual interrupt is enabled by TXBIE and BIE0 0 = Disable all transmit buffer interrupts 											
bit 3	TXB1IE: CAN Transmit Buffer 1 Interrupt Enable bit ⁽¹⁾											
		e Transmit I e Transmit										
bit 2	TXB0IE: CAN Transmit Buffer 0 Interrupt Enable bit ⁽¹⁾											
	 1 = Enable Transmit Buffer 0 interrupt 0 = Disable Transmit Buffer 0 interrupt 											
bit 1	When CAN is in Mode 0:											
	RXB1IE: CAN Receive Buffer 1 Interrupt Enable bit											
	 1 = Enable Receive Buffer 1 interrupt 0 = Disable Receive Buffer 1 interrupt 											
	When CAN is in Mode 1 or 2: RXBnIE: CAN Receive Buffer Interrupts Enable bit											
	 1 = Enable receive buffer interrupt; individual interrupt is enabled by BIE0 0 = Disable all receive buffer interrupts 											
bit 0	When CAN is in Mode 0:											
	RXB0IE: CAN Receive Buffer 0 Interrupt Enable bit											
		e Receive E e Receive I										
		N is in Mode										
	Unimplen	nented: Re	ad as '0'									
	When CAN is in Mode 2:											
	FIFOWMIE: FIFO Watermark Interrupt Enable bit											
	 1 = Enable FIFO watermark interrupt 0 = Disable FIFO watermark interrupt 											
	Note 1: In CAN Mode 1 and 2, this bit is forced to '0'.											
	Legend:											
	R = Reada	able bit	W = Wr	itable bit	U = Ur	nimplemente	d bit, read a	is '0'				

REGISTER 23-57: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER

TER 23-58:	IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER											
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	IRXIP	WAKIP	ERRIP	TXB2IP/ TXBnIP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXB1IP/ RXBnIP	RXB0IP/ FIFOWMIP				
	bit 7							bit 0				
bit 7	1 = High p	riority	eceived Me	essage Inter	rupt Priority	bit						
bit 6	0 = Low pi		ivity Waka	un Interrunt	Priority bit							
Dit 0	WAKIP: CAN bus Activity Wake-up Interrupt Priority bit 1 = High priority 0 = Low priority											
bit 5	ERRIP: C	AN bus Erro	or Interrupt	Priority bit								
	1 = High p 0 = Low pi	riority										
bit 4	TXB2IP: C			Interrupt Pri	ority bit							
	1 = High priority 0 = Low priority											
	When CAN is in Mode 1 or 2: TXBnIP: CAN Transmit Buffer Interrupt Priority bit											
	1 = High p 0 = Low pi	riority										
bit 3	TXB1IP: CAN Transmit Buffer 1 Interrupt Priority bit ⁽¹⁾											
	1 = High p 0 = Low pi	riority										
bit 2	TXB0IP: CAN Transmit Buffer 0 Interrupt Priority bit ⁽¹⁾											
	1 = High priority 0 = Low priority											
bit 1	When CAN is in Mode 0: RXB1IP: CAN Receive Buffer 1 Interrupt Priority bit											
	1 = High priority0 = Low priority											
	When CAN is in Mode 1 or 2: RXBnIP: CAN Receive Buffer Interrupts Priority bit											
	1 = High priority0 = Low priority											
bit 0	When CAN is in Mode 0: RXB0IP: CAN Receive Buffer 0 Interrupt Priority bit											
	1 = High p 0 = Low pi	riority										
	Unimplem	<u>N is in Mode</u> nented: Rea	ad as 'o'									
	FIFOWMI			errupt Priori	ty bit							
	1 = High p 0 = Low pi											
	Note 1:	In CAN M	ode 1 and 2	2, this bit is	forced to '0'.							
	Legend:											
	R = Reada	ble bit	W = Wri	table bit	U = Un	implemente	d bit, read a	s '0'				

REGISTER 23-58: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-59: TXBIE: TRANSMIT BUFFERS INTERRUPT ENABLE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	—	_	TXB2IE	TXB1IE	TXB0IE	—	—
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-2 **TX2BIE:TXB0IE:** Transmit Buffer 2-0 Interrupt Enable bit⁽²⁾

1 = Transmit buffer interrupt is enabled

0 = Transmit buffer interrupt is disabled

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is available in Mode 1 and 2 only.

2: TXBIE in PIE3 register must be set to get an interrupt.

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit,		d bit, read as '0'	
- n = Value at PC	R '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-60: BIE0: BUFFER INTERRUPT ENABLE REGISTER 0⁽¹⁾

R/W-0	R/W-0						
B5IE	B4IE	B3IE	B2IE	B1IE	B0IE	RXB1IE	RXB0IE
bit 7							bit 0

bit 7-2 B5IE:B0IE: Programmable Transmit/Receive Buffer 5-0 Interrupt Enable bit⁽²⁾

- 1 = Interrupt is enabled
- 0 = Interrupt is disabled

bit 1-0 RXB1IE:RXB0IE: Dedicated Receive Buffer 1-0 Interrupt Enable bit⁽²⁾

- 1 = Interrupt is enabled
- 0 = Interrupt is disabled

Note 1: This register is available in Mode 1 and 2 only.

2: Either TXBIE or RXBIE in PIE3 register must be set to get an interrupt.

Legend:					
R = Readable bit W = Writable bit		U = Unimplemented	U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

TABLE 23-1: CAN CONTROLLER REGISTER MAP

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
F7Fh	SPBRGH ⁽³⁾	F5Fh	CANCON_RO0	F3Fh	CANCON_RO2	F1Fh	RXM1EIDL
F7Eh	BAUDCON ⁽³⁾	F5Eh	CANSTAT_RO0	F3Eh	CANSTAT_RO2	F1Eh	RXM1EIDH
F7Dh	(4)	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	(4)	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh	(4)	F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah	(4)	F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	ECCP1DEL ⁽³⁾	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	(4)	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	ECANCON	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	CANCON_RO1 ⁽²⁾	F2Fh	CANCON_RO3(2)	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTAT_RO1 ⁽²⁾	F2Eh	CANSTAT_RO3 ⁽²⁾	F0Eh	RXF3EIDH
F6Dh	RXB0D7	F4Dh	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h	RXB0SIDH	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

Note 1: Shaded registers are available in Access Bank low area while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

TABLE 23-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
EFFh	(4)	EDFh	(4)	EBFh	(4)	E9Fh	(4)
EFEh	(4)	EDEh	(4)	EBEh	(4)	E9Eh	(4)
EFDh	(4)	EDDh	(4)	EBDh	(4)	E9Dh	(4)
EFCh	(4)	EDCh	(4)	EBCh	(4)	E9Ch	(4)
EFBh	(4)	EDBh	(4)	EBBh	(4)	E9Bh	(4)
EFAh	(4)	EDAh	(4)	EBAh	(4)	E9Ah	(4)
EF9h	(4)	ED9h	(4)	EB9h	(4)	E99h	(4)
EF8h	(4)	ED8h	(4)	EB8h	(4)	E98h	(4)
EF7h	(4)	ED7h	(4)	EB7h	(4)	E97h	(4)
EF6h	(4)	ED6h	(4)	EB6h	(4)	E96h	(4)
EF5h	(4)	ED5h	(4)	EB5h	(4)	E95h	(4)
EF4h	(4)	ED4h	(4)	EB4h	(4)	E94h	(4)
EF3h	(4)	ED3h	(4)	EB3h	(4)	E93h	(4)
EF2h	(4)	ED2h	(4)	EB2h	(4)	E92h	(4)
EF1h	(4)	ED1h	(4)	EB1h	(4)	E91h	(4)
EF0h	(4)	ED0h	(4)	EB0h	(4)	E90h	(4)
EEFh	(4)	ECFh	(4)	EAFh	(4)	E8Fh	(4)
EEEh	(4)	ECEh	(4)	EAEh	(4)	E8Eh	(4)
EEDh	(4)	ECDh	(4)	EADh	(4)	E8Dh	(4)
EECh	(4)	ECCh	(4)	EACh	(4)	E8Ch	(4)
EEBh	(4)	ECBh	(4)	EABh	(4)	E8Bh	(4)
EEAh	(4)	ECAh	(4)	EAAh	(4)	E8Ah	(4)
EE9h	(4)	EC9h	(4)	EA9h	(4)	E89h	(4)
EE8h	(4)	EC8h	(4)	EA8h	(4)	E88h	(4)
EE7h	(4)	EC7h	(4)	EA7h	(4)	E87h	(4)
EE6h	(4)	EC6h	(4)	EA6h	(4)	E86h	(4)
EE5h	(4)	EC5h	(4)	EA5h	(4)	E85h	(4)
EE4h	(4)	EC4h	(4)	EA4h	(4)	E84h	(4)
EE3h	(4)	EC3h	(4)	EA3h	(4)	E83h	(4)
EE2h	(4)	EC2h	(4)	EA2h	(4)	E82h	(4)
EE1h	(4)	EC1h	(4)	EA1h	(4)	E81h	(4)
EE0h	(4)	EC0h	(4)	EA0h	(4)	E80h	(4)

Note 1: Shaded registers are available in Access Bank low area while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
E7Fh	CANCON_RO4 ⁽²⁾	E5Fh	CANCON_RO6 ⁽²⁾	E3Fh	CANCON_RO8 ⁽²⁾	E1Fh	(4)
E7Eh	CANSTAT_RO4 ⁽²⁾	E5Eh	CANSTAT_RO6 ⁽²⁾	E3Eh	CANSTAT_RO8 ⁽²⁾	E1Eh	(4)
E7Dh	B5D7	E5Dh	B3D7	E3Dh	B1D7	E1Dh	(4)
E7Ch	B5D6	E5Ch	B3D6	E3Ch	B1D6	E1Ch	(4)
E7Bh	B5D5	E5Bh	B3D5	E3Bh	B1D5	E1Bh	(4)
E7Ah	B5D4	E5Ah	B3D4	E3Ah	B1D4	E1Ah	(4)
E79h	B5D3	E59h	B3D3	E39h	B1D3	E19h	(4)
E78h	B5D2	E58h	B3D2	E38h	B1D2	E18h	(4)
E77h	B5D1	E57h	B3D1	E37h	B1D1	E17h	(4)
E76h	B5D0	E56h	B3D0	E36h	B1D0	E16h	(4)
E75h	B5DLC	E55h	B3DLC	E35h	B1DLC	E15h	(4)
E74h	B5EIDL	E54h	B3EIDL	E34h	B1EIDL	E14h	(4)
E73h	B5EIDH	E53h	B3EIDH	E33h	B1EIDH	E13h	(4)
E72h	B5SIDL	E52h	B3SIDL	E32h	B1SIDL	E12h	(4)
E71h	B5SIDH	E51h	B3SIDH	E31h	B1SIDH	E11h	(4)
E70h	B5CON	E50h	B3CON	E30h	B1CON	E10h	(4)
E6Fh	CANCON_RO5	E4Fh	CANCON_RO7	E2Fh	CANCON_RO9	E0Fh	(4)
E6Eh	CANSTAT_RO5	E4Eh	CANSTAT_RO7	E2Eh	CANSTAT_RO9	E0Eh	(4)
E6Dh	B4D7	E4Dh	B2D7	E2Dh	B0D7	E0Dh	(4)
E6Ch	B4D6	E4Ch	B2D6	E2Ch	B0D6	E0Ch	(4)
E6Bh	B4D5	E4Bh	B2D5	E2Bh	B0D5	E0Bh	(4)
E6Ah	B4D4	E4Ah	B2D4	E2Ah	B0D4	E0Ah	(4)
E69h	B4D3	E49h	B2D3	E29h	B0D3	E09h	(4)
E68h	B4D2	E48h	B2D2	E28h	B0D2	E08h	(4)
E67h	B4D1	E47h	B2D1	E27h	B0D1	E07h	(4)
E66h	B4D0	E46h	B2D0	E26h	B0D0	E06h	(4)
E65h	B4DLC	E45h	B2DLC	E25h	B0DLC	E05h	(4)
E64h	B4EIDL	E44h	B2EIDL	E24h	B0EIDL	E04h	(4)
E63h	B4EIDH	E43h	B2EIDH	E23h	B0EIDH	E03h	(4)
E62h	B4SIDL	E42h	B2SIDL	E22h	B0SIDL	E02h	(4)
E61h	B4SIDH	E41h	B2SIDH	E21h	B0SIDH	E01h	(4)
E60h	B4CON	E40h	B2CON	E20h	B0CON	E00h	(4)

TABLE 23-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Note 1: Shaded registers are available in Access Bank low area while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

TABLE 23-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
DFFh	(4)	DDFh	(4)	DBFh	(4)	D9Fh	(4)
DFEh	(4)	DDEh	(4)	DBEh	(4)	D9Eh	(4)
DFDh	(4)	DDDh	(4)	DBDh	(4)	D9Dh	(4)
DFCh	TXBIE	DDCh	(4)	DBCh	(4)	D9Ch	(4)
DFBh	(4)	DDBh	(4)	DBBh	(4)	D9Bh	(4)
DFAh	BIE0	DDAh	(4)	DBAh	(4)	D9Ah	(4)
DF9h	(4)	DD9h	(4)	DB9h	(4)	D99h	(4)
DF8h	BSEL0	DD8h	SDFLC	DB8h	(4)	D98h	(4)
DF7h	(4)	DD7h	(4)	DB7h	(4)	D97h	(4)
DF6h	(4)	DD6h	(4)	DB6h	(4)	D96h	(4)
DF5h	(4)	DD5h	RXFCON1	DB5h	(4)	D95h	(4)
DF4h	(4)	DD4h	RXFCON0	DB4h	(4)	D94h	(4)
DF3h	MSEL3	DD3h	(4)	DB3h	(4)	D93h	RXF15EIDL
DF2h	MSEL2	DD2h	(4)	DB2h	(4)	D92h	RXF15EIDH
DF1h	MSEL1	DD1h	(4)	DB1h	(4)	D91h	RXF15SIDL
DF0h	MSEL0	DD0h	(4)	DB0h	(4)	D90h	RXF15SIDH
DEFh	(4)	DCFh	(4)	DAFh	(4)	D8Fh	(4)
DEEh	(4)	DCEh	(4)	DAEh	(4)	D8Eh	(4)
DEDh	(4)	DCDh	(4)	DADh	(4)	D8Dh	(4)
DECh	(4)	DCCh	(4)	DACh	(4)	D8Ch	(4)
DEBh	(4)	DCBh	(4)	DABh	(4)	D8Bh	RXF14EIDL
DEAh	(4)	DCAh	(4)	DAAh	(4)	D8Ah	RXF14EIDH
DE9h	(4)	DC9h	(4)	DA9h	(4)	D89h	RXF14SIDL
DE8h	(4)	DC8h	(4)	DA8h	(4)	D88h	RXF14SIDH
DE7h	RXFBCON7	DC7h	(4)	DA7h	(4)	D87h	RXF13EIDL
DE6h	RXFBCON6	DC6h	(4)	DA6h	(4)	D86h	RXF13EIDH
DE5h	RXFBCON5	DC5h	(4)	DA5h	(4)	D85h	RXF13SIDL
DE4h	RXFBCON4	DC4h	(4)	DA4h	(4)	D84h	RXF13SIDH
DE3h	RXFBCON3	DC3h	(4)	DA3h	(4)	D83h	RXF12EIDL
DE2h	RXFBCON2	DC2h	(4)	DA2h	(4)	D82h	RXF12EIDH
DE1h	RXFBCON1	DC1h	(4)	DA1h	(4)	D81h	RXF12SIDL
DE0h	RXFBCON0	DC0h	(4)	DA0h	(4)	D80h	RXF12SIDH

Note 1: Shaded registers are available in Access Bank low area while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

TABLE 23-1:	CAN CONTROLLER REGISTER MAP (CONTINUED)
-------------	---

Address ⁽¹⁾	Name
D7Fh	(4)
D7Eh	(4)
D7Dh	(4)
D7Ch	(4)
D7Bh	RXF11EIDL
D7Ah	RXF11EIDH
D79h	RXF11SIDL
D78h	RXF11SIDH
D77h	RXF10EIDL
D76h	RXF10EIDH
D75h	RXF10SIDL
D74h	RXF10SIDH
D73h	RXF9EIDL
D72h	RXF9EIDH
D71h	RXF9SIDL
D70h	RXF9SIDH
D6Fh	(4)
D6Eh	(4)
D6Dh	(4)
D6Ch	(4)
D6Bh	RXF8EIDL
D6Ah	RXF8EIDH
D69h	RXF8SIDL
D68h	RXF8SIDH
D67h	RXF7EIDL
D66h	RXF7EIDH
D65h	RXF7SIDL
D64h	RXF7SIDH
D63h	RXF6EIDL
D62h	RXF6EIDH
D61h	RXF6SIDL
D60h	RXF6SIDH

- **Note 1:** Shaded registers are available in Access Bank low area while the rest are available in Bank 15.
 - 2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.
 - 3: These registers are not CAN registers.
 - 4: Unimplemented registers are read as '0'.

23.3 CAN Modes of Operation

The PIC18F6585/8585/6680/8680 has six main modes of operation:

- Configuration mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Loopback mode
- Error Recognition mode

All modes, except Error Recognition, are requested by setting the REQOP bits (CANCON<7:5>); Error Recognition is requested through the RXM bits of the Receive Buffer register(s). Entry into a mode is Acknowledged by monitoring the OPMODE bits.

When changing modes, the mode will not actually change until all pending message transmissions are complete. Because of this, the user must verify that the device has actually changed into the requested mode before further operations are executed.

23.3.1 CONFIGURATION MODE

The CAN module must be initialized before the activation. This is only possible if the module is in the Configuration mode. The Configuration mode is requested by setting the REQOP2 bit. Only when the status bit, OPMODE2, has a high level can the initialization be performed. Once in Configuration mode, registers such as baud rate control, acceptance mask/ filter and ECAN mode selection can be modified. A new ECAN mode selection does not take into effect until Configuration mode is exited. The module is activated by setting the REQOP control bits to zero.

The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is online. The CAN module will not be allowed to enter the Configuration mode while a transmission or reception is taking place. The CAN module will also not be allowed, if the CANRX pin is low (i.e., the CAN bus is busy). The CAN module waits for 11 recessive bits on the CAN bus (bus Idle condition) before switching to Configuration mode. The Configuration mode serves as a lock to protect the following registers:

- Configuration registers
- Functional Mode Selection registers
- Bit Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers
- Filter and Mask Control registers
- Mask Selection registers

In the Configuration mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to configuration registers that are access restricted in other modes.

23.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity; however, any pending interrupts will remain and the error counters will retain their value.

If REQOP<2:0> is set to '001', the module will enter the Module Disable mode. This mode is similar to disabling other peripheral modules by turning off the module enables. This causes the module internal clock to stop unless the module is active (i.e., receiving or transmitting a message). If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. OPMODE<2:0> = 001 indicates whether the module successfully went into Module Disable mode.

The WAKIE interrupt is the only module interrupt that is still active in the Module Disable mode. If wake-up from CAN bus activity is required, the CAN module must be put into Disable mode before putting the core to Sleep. If the WAKDIS is cleared and WAKIE is set, the processor will receive an interrupt whenever the module detects recessive to dominant transition. On wake-up, the module will automatically be set to the previous mode of operation. For example, if the module was switched from Normal to Disable mode on bus activity wake-up, the module will automatically enter into Normal mode and the first message that caused the module to wake-up is lost. The module will not generate any error frame. Firmware logic must detect this condition and make sure that retransmission is requested. If the processor receives a wake-up interrupt while it is sleeping, more than one message may get lost. The actual number of messages lost would depend on the processor oscillator start-up time and incoming message bit rate.

The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

Note: CAN module must be put in Disable or Configuration mode prior to putting the processor to sleep. Failure to do that may put the CAN module in indeterminate state.

23.3.3 NORMAL MODE

This is the standard operating mode of the PIC18F6585/8585/6680/8680 devices. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18F6585/8585/6680/8680 devices will transmit messages over the CAN bus.

23.3.4 LISTEN ONLY MODE

Listen Only mode provides a means for the PIC18F6585/8585/6680/8680 devices to receive all messages, including messages with errors. This mode can be used for bus monitor applications or for detecting the baud rate in 'hot plugging' situations. For auto-baud detection, it is necessary that there are at least two other nodes which are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received. The Listen Only mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The filters and masks can be used to allow only particular messages to be loaded into the receive registers, or the filter masks can be set to all zeros to allow a message with any identifier to pass. The error counters are reset and deactivated in this state. The Listen Only mode is activated by setting the mode request bits in the CANCON register.

23.3.5 LOOPBACK MODE

This mode will allow internal transmission of messages from the transmit buffers to the receive buffers without actually transmitting messages on the CAN bus. This mode can be used in system development and testing. In this mode, the ACK bit is ignored and the device will allow incoming messages from itself, just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The CANTX pin will revert to port I/O while the device is in this mode. The filters and masks can be used to allow only particular messages to be loaded into the receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the mode request bits in the CANCON register.

23.3.6 ERROR RECOGNITION MODE

The module can be set to ignore all errors and receive any message. In functional Mode 0, the Error Recognition mode is activated by setting the RXM<1:0> bits in the RXBnCON registers to '11'. In this mode, the data which is in the message assembly buffer until the error time, is copied in the receive buffer and can be read via the CPU interface.

23.4 CAN Module Functional Modes

In addition to CAN modes of operation, the ECAN module offers a total of three functional modes. Each of these modes are identified as Mode 0, Mode 1 and Mode 2.

23.4.1 MODE 0 – LEGACY MODE

Mode 0 is designed to be fully compatible with CAN modules used in PIC18CXX8 and PIC18FXX8 devices. This is the default mode of operation on all Reset conditions. As a result, module code written for the PIC18XX8 CAN module may be used on the ECAN module without any code changes.

The following is the list of resources available in Mode 0:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Two acceptance masks, one for each receive buffer: RXM0, RXM1
- Six acceptance filters, 2 for RXB0 and 4 for RXB1: RXF0, RXF1, RXF2, RXF3, RXF4, RXF5

23.4.2 MODE 1 – ENHANCED LEGACY MODE

Mode 1 is similar to Mode 0, with the exception that more resources are available in Mode 1. There are 16 acceptance filters and two Acceptance Mask registers. Acceptance Filter 15 can be used as either an acceptance filter or an Acceptance Mask register. In addition to three transmit and two receive buffers, there are six more message buffers. One or more of these additional buffers can be programmed as transmit or receive buffers. These additional buffers can also be programmed to automatically handle RTR messages.

Fourteen of 16 Acceptance Filter registers can be dynamically associated to any receive buffer and Acceptance Mask register. This capability can be used to associate more than one filter to any one buffer. When a receive buffer is programmed to use standard identifier messages, part of the full Acceptance Filter register can be used as data byte filter. The length of data byte filter is programmable from 0 to 18 bits. This functionality simplifies implementation of high-level protocols, such as DeviceNet.

The following is the list of resources available in Mode 1:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Six buffers programmable as TX or RX: B0-B5
- Automatic RTR handling on B0-B5
- Sixteen dynamically assigned acceptance filters: RXF0-RXF15
- Two dedicated Acceptance Mask registers; RXF15 programmable as third mask: RXM0-RXM1, RXF15
- Programmable data filter on standard identifier messages: SDFLC

23.4.3 MODE 2 – ENHANCED FIFO MODE

In Mode 2, two or more receive buffers are used to form the receive FIFO (First In First Out) buffer. There is no one-to-one relation between the receive buffer and Acceptance Filter registers. Any filter that is enabled and linked to any FIFO receive buffer can generate acceptance and cause FIFO to be updated.

FIFO length is user programmable, from 2-8 buffers deep. FIFO length is determined by the very first programmable buffer that is configured as a transmit buffer. For example, if Buffer 2 (B2) is programmed as a transmit buffer, FIFO consists of RXB0, RXB1, B0 and B1 – creating a FIFO length of 4. If all programmable buffers are configured as receive buffers, FIFO will have the maximum length of 8.

The following is the list of resources available in Mode 2:

- Three transmit buffers: TXB0. TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Six buffers programmable as TX or RX; receive buffers form FIFO: B0-B5
- Automatic RTR handling on B0-B5
- Sixteen acceptance filters: RXF0-RXF15
- Two dedicated Acceptance Mask registers; RXF15 programmable as third mask: RXM0-RXM1, RXF15
- Programmable data filter on standard identifier messages: SDFLC, useful for DeviceNet protocol

23.5 CAN Message Buffers

23.5.1 DEDICATED TRANSMIT BUFFERS

The PIC18F6585/8585/6680/8680 devices implement three dedicated transmit buffers – TXB0, TXB1 and TXB2. Each of these buffers occupies 14 bytes of SRAM and are mapped into the SFR memory map. These are the only transmit buffers available in Mode 0. Mode 1 and 2 may access these and other additional buffers.

Each transmit buffer contains one Control register (TXBnCON), four Identifier registers (TXBnSIDL, TXBnSIDH, TXBnEIDL, TXBnEIDH), one Data Length Count register (TXBnDLC) and eight Data Byte registers (TXBnDm).

23.5.2 DEDICATED RECEIVE BUFFERS

The PIC18F6585/8585/6680/8680 devices implement two dedicated receive buffers – RXB0 and RXB1. Each of these buffers occupies 14 bytes of SRAM and are mapped into SFR memory map. These are the only receive buffers available in Mode 0. Mode 1 and 2 may access these and other additional buffers.

Each receive buffer contains one Control register (RXBnCON), four Identifier registers (RXBnSIDL, RXBnSIDH, RXBnEIDL, RXBnEIDH), one Data Length Count register (RXBnDLC) and eight Data Byte registers (RXBnDm).

There is also a separate Message Assembly Buffer (MAB) which acts as an additional receive buffer. MAB is always committed to receiving the next message from the bus and is not directly accessible to user firmware. The MAB assembles all incoming messages one by one. A message is transferred to appropriate receive buffers only if the corresponding acceptance filter criteria is met.

23.5.3 PROGRAMMABLE TRANSMIT/ RECEIVE BUFFERS

The ECAN module implements six new buffers: B0-B5. These buffers are individually programmable as either transmit or receive buffers. These buffers are available only in Mode 1 and 2. As with dedicated transmit and receive buffers, each of these programmable buffers occupies 14 bytes of SRAM and are mapped into SFR memory map.

Each buffer contains one Control register (BnCON), four Identifier registers (BnSIDL, BnSIDH, BnEIDL, BnEIDH), one Data Length Count register (BnDLC) and eight Data Byte registers (BnDm). Each of these registers contains two sets of control bits. Depending on whether the buffer is configured as transmit or receive, one would use the corresponding control bit set. By default, all buffers are configured as receive buffers. Each buffer can be individually configured as transmit or receive buffers by setting the corresponding TXENn bit in the BSEL0 register.

When configured as transmit buffers, user firmware may access transmit buffers in any order similar to accessing dedicated transmit buffers. In receive configuration, with Mode 1 enabled, user firmware may also access receive buffers in any order required. But in Mode 2, all receive buffers are combined to form a single FIFO. Actual FIFO length is programmable by user firmware. Access to FIFO must be done through the FIFO pointer bits (FP<4:0>) in the CANCON register. It must be noted that there is no hardware protection against out of order FIFO reads.

23.5.4 PROGRAMMABLE AUTO-RTR BUFFERS

In Mode 1 and 2, any of six programmable transmit/ receive buffers may be programmed to automatically respond to predefined RTR messages without user firmware intervention. Automatic RTR handling is enabled by setting the TXnEN bit in the BSEL0 register and the RTREN bit in the BnCON register. After this setup, when an RTR request is received, the TXREQ bit is automatically set and current buffer content is automatically queued for transmission as a RTR response. As with all transmit buffers, once the TXREQ bit is set, buffer registers become read-only and any writes to them will be ignored. The following outlines the steps required to automatically handle RTR messages:

- 1. Set buffer to Transmit mode by setting TXnEN bit to '1' in BSEL0 register.
- 2. At least one acceptance filter must be associated with this buffer and preloaded with expected RTR identifier.
- 3. Bit RTREN in BnCON register must be set to '1'.
- 4. Buffer must be preloaded with the data to be sent as a RTR response.

Normally, user firmware will keep Buffer Data registers up to date. If firmware attempts to update buffer while an automatic RTR response is in process of transmission, all writes to buffers are ignored.

23.6 CAN Message Transmission

23.6.1 INITIATING TRANSMISSION

For the MCU to have write access to the message buffer, the TXREQ bit must be clear, indicating that the message buffer is clear of any pending message to be transmitted. At a minimum, the SIDH, SIDL, and DLC registers must be loaded. If data bytes are present in the message, the data registers must also be loaded. If the message is to use extended identifiers, the EIDH:EIDL registers must also be loaded and the EXIDE bit set.

To initiate message transmission, the TXREQ bit must be set for each buffer to be transmitted. When TXREQ is set, the TXABT, TXLARB and TXERR bits will be cleared. To successfully complete the transmission, there must be at least one node with matching baud rate on the network.

Setting the TXREQ bit does not initiate a message transmission, it merely flags a message buffer as ready for transmission. Transmission will start when the device detects that the bus is available. The device will then begin transmission of the highest priority message that is ready.

When the transmission has completed successfully, the TXREQ bit will be cleared, the TXBnIF bit will be set, and an interrupt will be generated if the TXBnIE bit is set.

If the message transmission fails, the TXREQ will remain set, indicating that the message is still pending for transmission and one of the following condition flags will be set. If the message started to transmit but encountered an error condition, the TXERR and the IRXIF bits will be set and an interrupt will be generated. If the message lost arbitration, the TXLARB bit will be set.

23.6.2 ABORTING TRANSMISSION

The MCU can request to abort a message by clearing the TXREQ bit associated with the corresponding message buffer (TXBnCON<3> or BnCON<3>). Setting the ABAT bit (CANCON<4>) will request an abort of all pending messages. If the message has not yet started transmission or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit for the corresponding buffer (TXBnCON<6> or BnCON<6>). If the message has started to transmit, it will attempt to transmit the current message fully. If the current message is transmitted fully and is not lost to arbitration or an error, the TXABT bit will not be set because the message was transmitted successfully. Likewise, if a message is being transmitted during an abort request and the message is lost to arbitration or an error, the message will not be retransmitted and the TXABT bit will be set, indicating that the message was successfully aborted.

Once an abort is requested by setting ABAT or TXABT bits, it cannot be cleared to cancel the abort request. Only CAN module hardware or a POR condition can clear it.

23.6.3 TRANSMIT PRIORITY

Transmit priority is a prioritization within the PIC18F6585/8585/6680/8680 devices of the pending transmittable messages. This is independent from and not related to any prioritization implicit in the message arbitration scheme built into the CAN protocol. Prior to sending the SOF, the priority of all buffers that are queued for transmission is compared. The transmit buffer with the highest priority will be sent first. If more than one buffer has the same priority setting, the message is transmitted in the order of TXB2, TXB1, TXB0, B5, B4, B3, B2, B1, B0. There are four levels of transmit priority. If TXP bits for a particular message buffer are set to '11', that buffer has the highest possible priority. If TXP bits for a particular message buffer are '00', that buffer has the lowest possible priority.




FIGURE 23-2: TRANSMIT BUFFERS

23.7 Message Reception

23.7.1 RECEIVING A MESSAGE

Of all receive buffers, the MAB is always committed to receiving the next message from the bus. The MCU can access one buffer while the other buffer is available for message reception, or holding a previously received message.

Note: The entire contents of the MAB are moved into the receive buffer once a message is accepted. This means that regardless of the type of identifier (standard or extended) and the number of data bytes received, the entire receive buffer is overwritten with the MAB contents. Therefore, the contents of all registers in the buffer must be assumed to have been modified when any message is received.

When a message is moved into either of the receive buffers, the associated RXFUL bit is set. This bit must be cleared by the MCU when it has completed processing the message in the buffer in order to allow a new message to be received into the buffer. This bit provides a positive lockout to ensure that the firmware has finished with the message before the module attempts to load a new message into the receive buffer. If the receive interrupt is enabled, an interrupt will be generated to indicate that a valid message has been received.

Once a message is loaded into any matching buffer, user firmware may determine exactly what filter caused this reception by checking the filter hit bits in the RXBnCON or BnCON registers. In Mode 0, FILHIT<3:0> of RXBnCON serve as filter hit bits. In Mode 1 and 2, FILHIT<4:0> of BnCON serve as filter hit bits. The same registers also indicate whether the current message is RTR frame or not. A received message is considered a standard identifier message if the EXID bit in RXBnSIDL or the BnSIDL register is cleared. Conversely, a set EXID bit indicates an extended identifier message. If the received message is a standard identifier message, user firmware needs to read the SIDL and SIDH registers. In the case of an extended identifier message, firmware should read the SIDL, SIDH, EIDL and EIDH registers. If the RXBnDLC or BnDLC register contain non-zero data count, user firmware should also read the corresponding number of data bytes by accessing the RXBnDm or BnDm registers. When a received message is RTR and if the current buffer is not configured for automatic RTR handling, user firmware must take appropriate action and respond manually.

Each receive buffer contains RXM bits to set special Receive modes. In Mode 0, RXM<1:0> bits in RXBnCON define a total of four Receive modes. In Mode 1 and 2, RXM1 bit in combination with the EXID mask and filter bit define the same four Receive modes. Normally, these bits are set to '00' to enable reception of all valid messages as determined by the appropriate acceptance filters. In this case, the determination of whether or not to receive standard or extended messages is determined by the EXIDE bit in the Acceptance Filter register. In Mode 0, if the RXM bits are set to '01' or '10', the receiver will accept only messages with standard or extended identifiers, respectively. If an acceptance filter has the EXIDE bit set such that it does not correspond with the RXM mode, that acceptance filter is rendered useless. In Mode 1 and 2, setting EXID in the SIDL Mask register will ensure that only standard or extended identifiers are received. These two modes of RXM bits can be used in systems where it is known that only standard or extended messages will be on the bus. If the RXM bits are set to '11' (RXM1 = 1 in Mode 1 and 2), the buffer will receive all messages regardless of the values of the acceptance filters. Also, if a message has an error before the end of frame, that portion of the message assembled in the MAB before the error frame, will be loaded into the buffer. This mode may serve as a valuable debugging tool for a given CAN network. It should not be used in an actual system environment as the actual system will always have some bus errors and all nodes on the bus are expected to ignore them.

In Mode 1 and 2, when a programmable buffer is configured as a transmit buffer and one or more acceptance filters are associated with it, all incoming messages matching this acceptance filter criteria will be discarded. To avoid this scenario, user firmware must make sure that there are no acceptance filters associated with a buffer configured as a transmit buffer.

23.7.2 RECEIVE PRIORITY

When in Mode 0, RXB0 is the higher priority buffer and has two message acceptance filters associated with it. RXB1 is the lower priority buffer and has four acceptance filters associated with it. The lower number of acceptance filters makes the match on RXB0 more restrictive and implies a higher priority for that buffer. Additionally, the RXB0CON register can be configured such that if RXB0 contains a valid message and another valid message is received, an overflow error will not occur and the new message will be moved into RXB1 regardless of the acceptance criteria of RXB1. There are also two programmable acceptance filter masks available, one for each receive buffer (see Section 4.5). In Mode 1 and 2, there are a total of 16 acceptance filters available and each can be dynamically assigned to any of the receive buffers. A buffer with a lower number has higher priority. Given this, if an incoming message matches with two or more receive buffer acceptance criteria, the buffer with the lower number will be loaded with that message.

23.7.3 ENHANCED FIFO MODE

When configured for Mode 2, two of the dedicated receive buffers, in combination with one or more programmable transmit/receive buffers, are used to create a maximum of 8 buffers deep FIFO (First In First Out) buffer. In this mode, there is no direct correlation between filters and receive buffer registers. Any filter that has been enabled can generate an acceptance. When a message has been accepted, it is stored in the next available receive buffer register and an internal write pointer is incremented. The FIFO can be a maximum of 8 buffers deep. The entire FIFO must consist of contiguous receive buffers. The FIFO head begins at RXB0 buffer and its tail spans toward B5. The maximum length of the FIFO is limited by the presence or absence of the first transmit buffer starting from B0. If a buffer is configured as a transmit buffer, the FIFO length is reduced accordingly. For instance, if B3 is configured as transmit buffer, the actual FIFO will consist of RXB0, RXB1, B0, B1 and B2, a total of 5 buffers. If B0 is configured as a transmit buffer, the FIFO length will be 2. If none of the programmable buffers are configured as a transmit buffer, the FIFO will be 8 buffers deep. A system that requires more transmit buffers should try to locate transmit buffers at the very end of B0-B5 buffers to maximize available FIFO length.

When a message is received in FIFO mode, the Interrupt Flag Code bits (EICODE<4:0>) in the CANSTAT register will have a value of '10000', indicating the FIFO has received a message. FIFO pointer bits FP<3:0> in the CANCON register point to the buffer that contains data not yet read. The FIFO pointer bits, in this sense, serve as the FIFO read pointer. The user should use FP bits and read corresponding buffer data. When receive data is no longer needed, the RXFUL bit in the current buffer must be cleared, causing FP<3:0> to be updated by the module.

To determine whether FIFO is empty or not, the user may use FP<3:0> bits to access RXFUL bit in the current buffer. If RXFUL is cleared, the FIFO is considered to be empty. If it is set, the FIFO may contain one or more messages. In Mode 2, the module also provides a bit called FIFO High Water Mark (FIFOWM) in the ECANCON register. This bit can be used to cause an interrupt whenever the FIFO contains only one or four empty buffers. The FIFO high water mark interrupt can serve as an early warning to a full FIFO condition.

23.7.4 TIME-STAMPING

The CAN module can be programmed to generate a time-stamp for every message that is received. When enabled, the module generates a capture signal for CCP1, which in turn captures the value of either Timer1 or Timer3. This value can be used as the message time-stamp.

To use the time-stamp capability, the CANCAP bit (CIOCAN<4>) must be set. This replaces the capture input for CCP1 with the signal generated from the CAN module. In addition, CCP1CON<3:0> must be set to '0011' to enable the CCP special event trigger for CAN events.

23.8 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into any of the receive buffers. Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. The filter masks are used to determine which bits in the identifier are examined with the filters. A truth table is shown below in Table 23-2 that indicates how each bit in the identifier is compared to the masks and filters to determine if a message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit.

Mask bit n	Filter bit n	Message Identifier bit n001	Accept or Reject bit n
0	х	x	Accept
1	0	0	Accept
1	0	1	Reject
1	1	0	Reject
1	1	1	Accept

Legend: x = don't care

In Mode 0, acceptance filters RXF0 and RXF1 and filter mask RXM0 are associated with RXB0. Filters RXF2, RXF3, RXF4 and RXF5 and mask RXM1 are associated with RXB1.

In Mode 1 and 2, there are an additional 10 acceptance filters, RXF6-RXF15, creating a total of 16 available filters. RXF15 can be used either as an acceptance filter or acceptance mask register. Each of these acceptance filters can be individually enabled or disabled by setting or clearing RXFENn bit in the RXFCONn register. Any of these 16 acceptance filters can be dynamically associated with any of the receive buffers. Actual association is made by setting appropriate bits in the RXFBCONn register. Each RXFBCONn register contains a nibble for each filter. This nibble can be used to associate a specific filter to any of available receive buffers. User firmware may associate more than one filter to any one specific receive buffer.

In addition to dynamic filter to buffer association, in Mode 1 and 2, each filter can also be dynamically associated to available acceptance mask registers. FILn_m bits in the MSELn register can be used to link a specific acceptance filter to an acceptance mask register. As with filter to buffer association, one can also associate more than one mask to a specific acceptance filter.

When a filter matches and a message is loaded into the receive buffer, the filter number that enabled the message reception is loaded into the FILHIT bit(s). In Mode 0 for RXB1, the RXB1CON register contains the FILHIT<2:0> bits. They are coded as follows:

- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

Note: '000' and '001' can only occur if the RXB0DBEN bit is set in the RXB0CON register, allowing RXB0 messages to rollover into RXB1. The coding of the RXB0DBEN bit enables these three bits to be used similarly to the FILHIT bits and to distinguish a hit on filter RXF0 and RXF1, in either RXB0 or after a rollover into RXB1.

- 111 = Acceptance Filter 1 (RXF1)
- 110 = Acceptance Filter 0 (RXF0)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0


If the RXB0DBEN bit is clear, there are six codes corresponding to the six filters. If the RXB0DBEN bit is set, there are six codes corresponding to the six filters plus two additional codes corresponding to RXF0 and RXF1 filters that rollover into RXB1.

In Mode 1 and 2, each buffer control register contains 5 bits of filter hit bits FILHIT<4:0>. A binary value of '0' indicates a hit from RXF0 and 15 indicates RXF15.

If more than one acceptance filter matches, the FILHIT bits will encode the binary value of the lowest numbered filter that matched. In other words, if filter RXF2 and filter RXF4 match, FILHIT will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower number filter having higher priority. Messages are compared to filters in ascending order of filter number.

The mask and filter registers can only be modified when the PIC18F6585/8585/6680/8680 devices are in Configuration mode.

FIGURE 23-3: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION



23.9 Baud Rate Setting

All nodes on a given CAN bus must have the same nominal bit rate. The CAN protocol uses Non-Returnto-Zero (NRZ) coding which does not encode a clock within the data stream. Therefore, the receive clock must be recovered by the receiving nodes and synchronized to the transmitter's clock.

As oscillators and transmission time may vary from node to node, the receiver must have some type of Phase Lock Loop (PLL) synchronized to data transmission edges to synchronize and maintain the receiver clock. Since the data is NRZ coded, it is necessary to include bit stuffing to ensure that an edge occurs at least every six bit times to maintain the Digital Phase Lock Loop (DPLL) synchronization.

The bit timing of the PIC18F6585/8585/6680/8680 is implemented using a DPLL that is configured to synchronize to the incoming data and provides the nominal timing for the transmitted data. The DPLL breaks each bit time into multiple segments made up of minimal periods of time called the Time Quanta (TQ).

Bus timing functions executed within the bit time frame, such as synchronization to the local oscillator, network transmission delay compensation, and sample point positioning, are defined by the programmable bit timing logic of the DPLL.

All devices on the CAN bus must use the same bit rate. However, all devices are not required to have the same master oscillator clock frequency. For the different clock frequencies of the individual devices, the bit rate has to be adjusted by appropriately setting the baud rate prescaler and number of time quanta in each segment.

The Nominal Bit Rate is the number of bits transmitted per second, assuming an ideal transmitter with an ideal oscillator, in the absence of resynchronization. The nominal bit rate is defined to be a maximum of 1 Mb/s. The Nominal Bit Time is defined as:

EQUATION 23-1:

TBIT = 1/Nominal Bit Rate

The Nominal Bit Time can be thought of as being divided into separate, non-overlapping time segments. These segments (Figure 23-4) include:

- Synchronization Segment (Sync_Seg)
- Propagation Time Segment (Prop_Seg)
- Phase Buffer Segment 1 (Phase_Seg1)
- Phase Buffer Segment 2 (Phase_Seg2)

The time segments (and thus the Nominal Bit Time) are in turn made up of integer units of time called Time Quanta or TQ (see Figure 23-4). By definition, the Nominal Bit Time is programmable from a minimum of 8 TQ to a maximum of 25 TQ. Also by definition, the minimum Nominal Bit Time is 1 μ s, corresponding to a maximum 1 Mb/s rate. The actual duration is given by the relationship:

EQUATION 23-2:

The Time Quantum is a fixed unit derived from the oscillator period. It is also defined by the programmable baud rate prescaler with integer values from 1 to 64 in addition to a fixed divide-by-two for clock generation. Mathematically, this is:

EQUATION 23-3:

$$T_{Q} (\mu s) = (2 * (BRP+1))/Fosc (MHz)$$

or
$$T_{Q} (\mu s) = (2 * (BRP+1)) * Tosc (\mu s)$$

where FOSC is the clock frequency, TOSC is the corresponding oscillator period, and BRP is an integer (0 through 63) represented by the binary values of BRGCON1<5:0>.




FIGURE 23-4: BIT TIME PARTITIONING

23.9.1 TIME QUANTA

As already mentioned, the Time Quanta is a fixed unit derived from the oscillator period and baud rate prescaler. Its relationship to TBIT and the Nominal Bit Rate is shown in Example 23-6.

EXAMPLE 23-6: CALCULATING TQ, NOMINAL BIT RATE AND NOMINAL BIT TIME

 $TQ (\mu s) = (2 * (BRP+1))/FOSC (MHz)$

TBIT (μ s) = TQ (μ s) * number of TQ per bit interval

Nominal Bit Rate (bits/s) = 1/TBIT

CASE 1:

For Fosc = 16 MHz, BRP<5:0> = 00h and Nominal Bit Time = 8 Tq:

 $TQ = (2*1)/16 = 0.125 \ \mu s \ (125 \ ns)$

TBIT = $8 * 0.125 = 1 \ \mu s \ (10^{-6} s)$

Nominal Bit Rate = $1/10^{-6} = 10^{6}$ bits/s (1 Mb/s)

CASE 2:

For Fosc = 20 MHz, BRP<5:0> = 01h and Nominal Bit Time = 8 TQ:

 $T_Q = (2*2)/20 = 0.2 \ \mu s \ (200 \ ns)$

TBIT = $8 * 0.2 = 1.6 \,\mu s \,(1.6 * 10^{-6} s)$

Nominal Bit Rate = $1/1.6 * 10^{-6}$ s = 625,000 bits/s (625 Kb/s)

CASE 3:

For Fosc = 25 MHz, BRP<5:0> = 3Fh and Nominal Bit Time = 25 Tq:

 $T_Q = (2*64)/25 = 5.12 \ \mu s$ TBIT = 25 * 5.12 = 128 \ \mu s (1.28 * 10⁻⁴s)

Nominal Bit Rate = $1/1.28 * 10^{-4} = 7813$ bits/s (7.8 Kb/s)

The frequencies of the oscillators in the different nodes must be coordinated in order to provide a system wide specified nominal bit time. This means that all oscillators must have a Tosc that is an integral divisor of TQ. It should also be noted that although the number of TQ is programmable from 4 to 25, the usable minimum is 8 TQ. A bit time of less than 8 TQ in length is not guaranteed to operate correctly.

23.9.2 SYNCHRONIZATION SEGMENT

This part of the bit time is used to synchronize the various CAN nodes on the bus. The edge of the input signal is expected to occur during the sync segment. The duration is 1 Tq.

23.9.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate for physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The length of the Propagation Segment can be programmed from 1 TQ to 8 TQ by setting the PRSEG2:PRSEG0 bits.

23.9.4 PHASE BUFFER SEGMENTS

The phase buffer segments are used to optimally locate the sampling point of the received bit within the nominal bit time. The sampling point occurs between Phase Segment 1 and Phase Segment 2. These segments can be lengthened or shortened by the resynchronization process. The end of Phase Segment 1 determines the sampling point within a bit time. Phase Segment 1 is programmable from 1 TQ to 8 TQ in duration. Phase Segment 2 provides delay before the next transmitted data transition and is also programmable from 1 TQ to 8 TQ in duration. However, due to IPT requirements, the actual minimum length of Phase Segment 2 is 2 TQ, or it may be defined to be equal to the greater of Phase Segment 1 or the Information Processing Time (IPT).

23.9.5 SAMPLE POINT

The sample point is the point of time at which the bus level is read and the value of the received bit is determined. The sampling point occurs at the end of Phase Segment 1. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The value of the received bit is determined to be the value of the majority decision of three values. The three samples are taken at the sample point and twice before, with a time of TQ/2 between each sample.

23.9.6 INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time segment starting at the sample point that is reserved for calculation of the subsequent bit level. The CAN specification defines this time to be less than or equal to 2 Tq. The PIC18F6585/8585/6680/8680 devices define this time to be 2 Tq. Thus, Phase Segment 2 must be at least 2 Tq long.

23.10 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync_Seg). The circuit will then adjust the values of Phase Segment 1 and Phase Segment 2 as necessary. There are two mechanisms used for synchronization.

23.10.1 HARD SYNCHRONIZATION

Hard synchronization is only done when there is a recessive to dominant edge during a bus Idle condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync_Seg. Hard synchronization forces the edge which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs there will not be a resynchronization within that bit time.

23.10.2 RESYNCHRONIZATION

As a result of resynchronization, Phase Segment 1 may be lengthened or Phase Segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to Phase Segment 1 (see Figure 23-5) or subtracted from Phase Segment 2 (see Figure 23-6). The SJW is programmable between 1 Tq and 4 Tq.

Clocking information will only be derived from recessive to dominant transitions. The property that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame. The phase error of an edge is given by the position of the edge relative to Sync_Seg, measured in TQ. The phase error is defined in magnitude of TQ as follows:

- e = 0 if the edge lies within Sync_Seg.
- e > 0 if the edge lies before the sample point.
- e < 0 if the edge lies after the sample point of the previous bit.

If the magnitude of the phase error is less than, or equal to the programmed value of the synchronization jump width, the effect of a resynchronization is the same as that of a hard synchronization.

If the magnitude of the phase error is larger than the synchronization jump width, and if the phase error is positive, then Phase Segment 1 is lengthened by an amount equal to the synchronization jump width.

If the magnitude of the phase error is larger than the resynchronization jump width, and if the phase error is negative, then Phase Segment 2 is shortened by an amount equal to the synchronization jump width.

23.10.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges fulfilling rules 1 and 2 will be used for resynchronization, with the exception that a node transmitting a dominant bit will not perform a resynchronization as a result of a recessive to dominant edge with a positive phase error.





FIGURE 23-6: SHORTENING A BIT PERIOD (SUBTRACTING SJW FROM PHASE SEGMENT 2)



23.11 Programming Time Segments

Some requirements for programming of the time segments:

- Prop_Seg + Phase_Seg 1 ≥ Phase_Seg 2
- Phase_Seg 2 ≥ Sync Jump Width.

For example, assume that a 125 kHz CAN baud rate is desired, using 20 MHz for Fosc. With a Tosc of 50 ns, a baud rate prescaler value of 04h gives a TQ of 500 ns. To obtain a Nominal Bit Rate of 125 kHz, the Nominal Bit Time must be 8 μ s or 16 TQ.

Using 1 TQ for the Sync_Seg, 2 TQ for the Prop_Seg and 7 TQ for Phase Segment 1, would place the sample point at 10 TQ after the transition. This leaves 6 TQ for Phase Segment 2.

By the rules above, the Sync Jump Width could be the maximum of 4 Tq. However, normally a large SJW is only necessary when the clock generation of the different nodes is inaccurate or unstable, such as using ceramic resonators. Typically, an SJW of 1 is enough.

23.12 Oscillator Tolerance

As a rule of thumb, the bit timing requirements allow ceramic resonators to be used in applications with transmission rates of up to 125 Kbit/sec. For the full bus speed range of the CAN protocol, a quartz oscillator is required. A maximum node-to-node oscillator variation of 1.7% is allowed.

23.13 Bit Timing Configuration Registers

The Configuration registers (BRGCON1, BRGCON2, BRGCON3) control the bit timing for the CAN bus interface. These registers can only be modified when the PIC18F6585/8585/6680/8680 devices are in Configuration mode.

23.13.1 BRGCON1

The BRP bits control the baud rate prescaler. The SJW<1:0> bits select the synchronization jump width in terms of multiples of Tq.

23.13.2 BRGCON2

The PRSEG bits set the length of the propagation segment in terms of Tq. The SEG1PH bits set the length of Phase Segment 1 in TQ. The SAM bit controls how many times the RXCAN pin is sampled. Setting this bit to a '1' causes the bus to be sampled three times; twice at Tq/2 before the sample point and once at the normal sample point (which is at the end of Phase Segment 1). The value of the bus is determined to be the value read during at least two of the samples. If the SAM bit is set to a '0', then the RXCAN pin is sampled only once at the sample point. The SEG2PHTS bit controls how the length of Phase Segment 2 is determined. If this bit is set to a '1', then the length of Phase Segment 2 is determined by the SEG2PH bits of BRGCON3. If the SEG2PHTS bit is set to a '0', then the length of Phase Segment 2 is the greater of Phase Segment 1 and the information processing time (which is fixed at 2 To for the PIC18F6585/8585/6680/8680).

23.13.3 BRGCON3

The PHSEG2<2:0> bits set the length (in TQ) of Phase Segment 2 if the SEG2PHTS bit is set to a '1'. If the SEG2PHTS bit is set to a '0', then the PHSEG2<2:0> bits have no effect.

23.14 Error Detection

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

23.14.1 CRC ERROR

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence, from the start of a frame until the end of the data field. This CRC sequence is transmitted in the CRC field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

23.14.2 ACKNOWLEDGE ERROR

In the Acknowledge field of a message, the transmitter checks if the Acknowledge slot (which was sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An Acknowledge error has occurred; an error frame is generated and the message will have to be repeated.

23.14.3 FORM ERROR

If a node detects a dominant bit in one of the four segments, including end of frame, interframe space, Acknowledge delimiter, or CRC delimiter, then a form error has occurred and an error frame is generated. The message is repeated.

23.14.4 BIT ERROR

A bit error occurs if a transmitter sends a dominant bit and detects a recessive bit, or if it sends a recessive bit and detects a dominant bit, when monitoring the actual bus level and comparing it to the just transmitted bit. In the case where the transmitter sends a recessive bit and a dominant bit is detected during the arbitration field and the Acknowledge slot, no bit error is generated because normal arbitration is occurring.

23.14.5 STUFF BIT ERROR

If between the start of frame and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit stuffing rule has been violated. A stuff bit error occurs and an error frame is generated. The message is repeated.

23.14.6 ERROR STATES

Detected errors are made public to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states "error-active", "error-passive" or "busoff" according to the value of the internal error counters. The error-active state is the usual state where the bus node can transmit messages and activate error frames (made of dominant bits) without any restrictions. In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted. The bus-off state makes it temporarily impossible for the station to participate in the bus communication. During this state, messages can neither be received nor transmitted.

23.14.7 ERROR MODES AND ERROR COUNTERS


The PIC18F6585/8585/6680/8680 devices contain two error counters: the Receive Error Counter (RXERRCNT), and the Transmit Error Counter (TXERRCNT). The values of both counters can be read by the MCU. These counters are incremented or decremented in accordance with the CAN bus specification.

The PIC18F6585/8585/6680/8680 devices are erroractive if both error counters are below the error-passive limit of 128. They are error-passive if at least one of the error counters equals or exceeds 128. They go to busoff if the transmit error counter equals or exceeds the bus-off limit of 256. The devices remain in this state until the bus-off recovery sequence is received. The bus-off recovery sequence consists of 128 occurrences of 11 consecutive recessive bits (see Figure 23-7). Note that the CAN module, after going bus-off, will recover back to error-active without any intervention by the MCU if the bus remains Idle for 128 x 11 bit times. If this is not desired, the error Interrupt Service Routine should address this. The current Error mode of the CAN module can be read by the MCU via the COMSTAT register.

Additionally, there is an error state warning flag bit, EWARN, which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.

PIC18F6585/8585/6680/8680

FIGURE 23-7: ERROR MODES STATE DIAGRAM



23.15 CAN Interrupts

The module has several sources of interrupts. Each of these interrupts can be individually enabled or disabled. The PIR3 register contains interrupt flags. The PIE3 register contains the enables for the 8 main interrupts. A special set of read-only bits in the CANSTAT register, the ICODE bits, can be used in combination with a jump table for efficient handling of interrupts.

All interrupts have one source with the exception of the error interrupt and buffer interrupts in Mode 1 and 2. Any of the error interrupt sources can set the error interrupt flag. The source of the error interrupt can be determined by reading the Communication Status register, COMSTAT. In Mode 1 and 2, there are two interrupt enable/disable and flag bits – one for all transmit buffers and the other for all receive buffers.

The interrupts can be broken up into two categories: receive and transmit interrupts.

The receive related interrupts are:

- Receive Interrupts
- Wake-up Interrupt
- Receiver Overrun Interrupt
- Receiver Warning Interrupt
- Receiver Error-Passive Interrupt

The transmit related interrupts are:

- Transmit Interrupts
- Transmitter Warning Interrupt
- Transmitter Error-Passive Interrupt
- Bus-Off Interrupt

23.15.1 INTERRUPT CODE BITS

To simplify the interrupt handling process in user firmware, the ECAN module encodes a special set of bits. In Mode 0, these bits are ICODE<2:0> in the CANSTAT register. In Mode 1 and 2, these bits are EICODE<3:0> in the CANSTAT register. Interrupts are internally prioritized such that the higher priority interrupts are assigned lower values. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any) will be reflected by the ICODE bits. Note that only those interrupt sources that have their associated interrupt enable bit set will be reflected in the ICODE bits.

In Mode 2, when a receive message interrupt occurs, EICODE bits will always consist of '10000'. User firmware may use FIFO pointer bits to actually access the next available buffer.

23.15.2 TRANSMIT INTERRUPT

When the transmit interrupt is enabled, an interrupt will be generated when the associated transmit buffer becomes empty and is ready to be loaded with a new message. In Mode 0, there are separate interrupt enable/disable and flag bits for each of the three dedicated transmit buffers. The TXBnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by the MCU resetting the TXBnIF bit to a '0'. In Mode 1 and 2, all transmit buffers share one interrupt enable/disable and flag bits. In Mode 1 and 2, TXBIE in PIE3 and TXBIF in PIR3 indicate when a transmit buffer has completed transmission of its message. TXBnIF, TXBnIE and TXBnIP in PIR3, PIE3 and IPR3, respectively, are not used in Mode 1 and 2. Individual transmit buffer interrupts can be enabled or disabled by setting or clearing TXBIE and BnIE register bits. When a shared interrupt occurs, user firmware must poll the TXREQ bit of all transmit buffers to detect the source of interrupt.

23.15.3 RECEIVE INTERRUPT

When the receive interrupt is enabled, an interrupt will be generated when a message has been successfully received and loaded into the associated receive buffer. This interrupt is activated immediately after receiving the End Of Frame (EOF) field.

In Mode 0, the RXBnIF bit is set to indicate the source of the interrupt. The interrupt is cleared by the MCU resetting the RXBnIF bit to a '0'.

In Mode 1 and 2, all receive buffers share one interrupt. Individual receive buffer interrupts can be controlled by the RXBnIE and BIEn registers. In Mode 1, when a shared receive interrupt occurs, user firmware must poll the RXFUL bit of each receive buffer to detect the source of interrupt. In Mode 2, a receive interrupt indicates that the new message is loaded into FIFO. FIFO can be read by using FIFO pointer bits, FP.

In Mode 2, the FIFOWMIF bit indicates if the FIFO high watermark is reached. The FIFO high watermark is defined by the FIFOWM bit in the ECANCON register.

23.15.4 MESSAGE ERROR INTERRUPT

When an error occurs during transmission or reception of a message, the message error flag, IRXIF, will be set and if the IRXIE bit is set, an interrupt will be generated. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen Only mode.

23.15.5 BUS ACTIVITY WAKE-UP INTERRUPT

When the PIC18F6585/8585/6680/8680 devices are in Sleep mode and the bus activity wake-up interrupt is enabled, an interrupt will be generated and the WAKIF bit will be set when activity is detected on the CAN bus. This interrupt causes the PIC18F6585/8585/6680/ 8680 devices to exit Sleep mode. The interrupt is reset by the MCU, clearing the WAKIF bit.

23.15.6 ERROR INTERRUPT

When the error interrupt is enabled, an interrupt is generated if an overflow condition occurs or if the error state of the transmitter or receiver has changed. The error flags in COMSTAT will indicate one of the following conditions.

23.15.6.1 Receiver Overflow

An overflow condition occurs when the MAB has assembled a valid received message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated COMSTAT.RXnOVFL bit will be set to indicate the overflow condition. This bit must be cleared by the MCU.

23.15.6.2 Receiver Warning

The receive error counter has reached the MCU warning limit of 96.

23.15.6.3 Transmitter Warning

The transmit error counter has reached the MCU warning limit of 96.

23.15.6.4 Receiver Bus Passive

The receive error counter has exceeded the errorpassive limit of 127 and the device has gone to error-passive state.

23.15.6.5 Transmitter Bus Passive

The transmit error counter has exceeded the errorpassive limit of 127 and the device has gone to error-passive state.

23.15.6.6 Bus-Off

The transmit error counter has exceeded 255 and the device has gone to bus-off state.

23.15.6.7 Interrupt Acknowledge

Interrupts are directly associated with one or more status flags in the PIR register. Interrupts are pending as long as one of the flags is set. Once an interrupt flag is set by the device, the flag can not be reset by the microcontroller until the interrupt condition is removed. NOTES:

24.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

All PIC18F6585/8585/6680/8680 devices have a Watchdog Timer which is permanently enabled via the configuration bits or software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low current Power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits is used to select various options.

24.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped, starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h through 3FFFFFh) which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The EECON1 register WR bit starts a self-timed write to the Configuration register. In normal Operation mode, a TBLWT instruction with the TBLPTR pointed to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	_	_	OSCSEN	_	FOSC3	FOSC2	FOSC1	FOSC0	1- 1111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300004h ⁽¹⁾	CONFIG3L	WAIT		_				PM1	PM0	111
300005h	CONFIG3H	MCLRE	_	_	_	-	_	ECCPMX ⁽⁴⁾	CCP2MX	111
300006h	CONFIG4L	DEBUG	_	_	_		LVP	_	STVREN	11-1
300008h	CONFIG5L	_	—	—	—	CP3 ⁽²⁾	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	_	_	-	_	—	_	11
30000Ah	CONFIG6L			_		WRT3 ⁽²⁾	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	-	-	—	-	111
30000Ch	CONFIG7L	_	_	_	_	EBTR3 ⁽²⁾	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H		EBTRB	_	_	_	_		_	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(Note 3)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1010

TABLE 24-1: CONFIGURATION BITS AND DEVICE IDS

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18F6X8X devices; maintain this bit set.

2: Unimplemented in PIC18FX585 devices; maintain this bit set.

3: See Register 24-13 for DEVID1 values.

4: Reserved in PIC18F6X8X devices; maintain this bit set.

	U-0	U-0	R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1
			OSCSEN	—	FOSC3	FOSC2	FOSC1	FOSC0
	bit 7							bit 0
bit 7-6	Unimplem	ented: Read	as '0'					
bit 5	OSCSEN:	Oscillator Sy	stem Clock S	witch Enable	e bit			
			lock switch o vstem clock s					enabled)
bit 4	Unimplem	ented: Read	as '0'					
bit 3-0	FOSC3:FO	SCO: Oscilla	tor Selection	bits				
	1110 = HS 1101 = EC 1100 = EC 1011 = Rei 1010 = Rei 1000 = Rei 0111 = RC 0110 = HS 0101 = EC 0100 = EC	oscillator wi oscillator wi oscillator wi served; do n served; do n served; do n served; do n oscillator wi oscillator wi oscillator wi oscillator wi	ot use ot use ot use th OSC2 con th HW enable th OSC2 con th OSC2 con	figured as R figured as R figured as R d 4x PLL figured as R figured as R	A6 and SW 6 A6 and HW 6 A6 A6	enabled 4x		
	0010 = HS			0				

REGISTER 24-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 24-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
	—	—	—	BORV1	BORV0	BOREN	PWRTEN
bit 7							bit 0

bit 7-4 Unimplemented: Read as '0'

- bit 3-2 BORV1:BORV0: Brown-out Reset Voltage bits
 - 11 = VBOR set to 2.0V
 - 10 = VBOR set to 2.7V
 - 01 = VBOR set to 4.2V
 - 00 = VBOR set to 4.5V

bit 1 BOREN: Brown-out Reset Enable bit

- 1 = Brown-out Reset enabled
- 0 = Brown-out Reset disabled

bit 0 **PWRTEN:** Power-up Timer Enable bit

- 1 = PWRT disabled
 - 0 = PWRT enabled

Legend:

Legena.		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-1 WDTPS3:WDTPS0: Watchdog Timer Postscaler Select bits

1111 = 1:32768
1110 = 1:16384
1101 = 1:8192
1100 = 1:4096
1011 = 1:2048
1010 = 1:1024
1001 = 1:512
1000 = 1:256
0111 = 1:128
0110 = 1:64
0101 = 1:32
0100 = 1:16
0011 = 1 :8
0010 = 1:4
0001 = 1:2
0000 = 1:1

bit 0 WDTEN: Watchdog Timer Enable bit

- 1 = WDT enabled
- 0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

REGISTER 24-4: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)⁽¹⁾

R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1
WAIT	—	—	—	—	_	PM1	PM0
bit 7							bit 0

bit 7 WAIT: External Bus Data Wait Enable bit

- 1 = Wait selections unavailable for table reads and table writes
- 0 = Wait selections for table reads and table writes are determined by WAIT1:WAIT0 bits (MEMCOM<5:4>)
- bit 6-2 Unimplemented: Read as '0'
- bit 1-0 PM1:PM0: Processor Mode Select bits
 - 11 = Microcontroller mode
 - 10 = Microprocessor mode
 - 01 = Microprocessor with Boot Block mode
 - 00 = Extended Microcontroller mode

Note 1: This register is unimplemented for PIC18F6X8X devices; maintain these bits set.

Legend:

R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

								,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
	R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1		
	MCLRE	_	—	—	—	—	ECCPMX	CCP2MX		
	bit 7							bit 0		
bit 7	MCLRE: M	CLR Enable	e bit ⁽¹⁾							
	$1 = \overline{\text{MCLR}}$ 0 = RG5 in			pin disabled abled	l					
bit 6-2	bit 6-2 Unimplemented: Read as '0'									
bit 1										
	1 = P1B, P	1C are mult	plexed with	RE6, RE5						
	0 = P1B , P	1C are mult	plexed with	RH7, RH6						
bit 0	CCP2MX: (CCP2 Mux b	oit							
In Microcontroller mode:										
	 1 = CCP2 input/output is multiplexed with RC1 0 = CCP2 input/output is multiplexed with RE7 									
	In Microprocessor, Microprocessor with Boot Block and Extended Microcontroller modes									
	(PIC18F8X)									
		• •	•	ed with RC1 ed with RB3						
	Note 1:			either disab o ICSP mod		ge ICSP or	hold RB5/F	GM low to		
	2:	Reserved f	or PIC18F6	X8X devices	; maintain th	nis bit set.				
								1		

REGISTER 24-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 24-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG	—	—	—	-	LVP	_	STVREN
bit 7							bit 0

bit 7	DEBUG: Background Debugger Enable bit 1 = Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins. 0 = Background debugger enabled. RB6 and RB7 are dedicated to in-circuit debug.							
bit 6-3	Unimplemented: Read as '0'							
bit 2	LVP: Low-Voltage ICSP Enable bit							
	1 = Low-voltage ICSP enabled 0 = Low-voltage ICSP disabled							
bit 1	Unimplemented: Read as '0'							
bit 0	STVREN: Stack Full/Underflow Reset Enable bit							
	1 = Stack full/underflow will cause Reset							
	0 = Stack full/underflow will not cause Reset							
	Legend:							
	R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'							
	- n = Value when device is unprogrammed u = Unchanged from programmed state							

REGISTER 24-7:	CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)								
	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1	
		_	—	_	CP3 ⁽¹⁾	CP2	CP1	CP0	
	bit 7			L	l.		L	bit 0	
bit 7-4	Unimpleme								
bit 3	CP3: Code	CP3: Code Protection bit ⁽¹⁾							
	 1 = Block 3 (00C000-00FFFFh) not code-protected 0 = Block 3 (00C000-00FFFFh) code-protected 								
Note 1: Unimplemented in PIC18FX585 devices; maintain this bit set.							et.		
bit 2									
	1 = Block 2 (008000-00BFFFh) not code-protected								
	0 = Block 2	•		le-protected					
bit 1	CP1: Code								
	1 = Block 1	•	,	•	ted				
	0 = Block 1 (004000-007FFFh) code-protected								
bit 0	CP0: Code				4 - J				
	1 = Block 0 0 = Block 0				rea				
0 = Block 0 (000800-003FFFh) code-protected									
	Legend:								
	R = Readat	ole bit	C = Clear	able bit	U = Unir	nplemented	bit, read as	'0'	
- n = Value when device is unprogrammed u = Unchanged from programm					ed state				
REGISTER 24-8:	CONFIG5	H: CONFIG	SURATION	REGISTE	R 5 HIGH (E	BYTE ADD	RESS 300	009h)	
	R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0	
	CPD	СРВ	_	—	—			—	
	bit 7							bit 0	
bit 7		-	Code Protec						
			t code-prote						
h:+ 0			de-protected						
bit 6			Protection		atactad				
	$\perp = DOOLDIO$		0-0007FFh)	not code-pro	Jiecieu				

- Boot block (000000-0007FFh) not code-protected 1 =
 - 0 = Boot block (000000-0007FFh) code-protected
- bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGIST

	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1		
	—	—	_	—	WRT3 ⁽¹⁾	WRT2	WRT1	WRT0		
	bit 7							bit 0		
L:1 7 4		ented: Deer								
bit 7-4	-	ented: Read								
bit 3	-	RT3: Write Protection bit ⁽¹⁾								
		Block 3 (00C000-00FFFh) not write-protected								
	0 = Block 3	Block 3 (00C000-00FFFFh) write-protected								
	Note 1:	Note 1: Unimplemented in PIC18FX585 devices; maintain this bit set.								
bit 2	WRT2: Wri	/RT2: Write Protection bit								
	1 = Block 2	2 (008000-00	BFFFh) not	write-protec	ted					
	0 = Block 2	(008000-00)BFFFh) wri	te-protected						
bit 1	WRT1: Wri	te Protectior	n bit							
	1 = Block 1	(004000-00	7FFFh) not	write-protec	ted					
	0 = Block 1	(004000-00)7FFFh) writ	e-protected						
bit 0	WR0: Write	Protection	bit							
	1 = Block 0	(000800-00	3FFFh) not	write-protec	ted					
		00-008000)	,							
	Legend:									
	R = Reada	ble bit	P = Progr	ammable bit	t U = Unir	nplemented	bit, read as	'0'		
	- n = Value	when devic	e is unprog	ammed	u = Uncł	nanged from	n programme	d state		

REGISTER 24-9: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

REGISTER 24-10: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

-					(- /			
	R/C-1	R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0			
	WRTD	WRTB	WRTC	—		—	—	—			
	bit 7							bit 0			
bit 7	WRTD: Dat	NRTD: Data EEPROM Write Protection bit									
		= Data EEPROM not write-protected = Data EEPROM write-protected									
bit 6	WRTB: Boo	/RTB: Boot Block Write Protection bit									
		= Boot block (000000-0007FFh) not write-protected = Boot block (000000-0007FFh) write-protected									
bit 5	WRTC: Co	VRTC: Configuration Register Write Protection bit									
	•	 IC: Configuration Register Write Protection bit Configuration registers (300000-3000FFh) not write-protected Configuration registers (300000-3000FFh) write-protected 									
bit 4-0	Unimplem	ented: Read	d as '0'								
	Legend:										
	R = Reada	ble bit	P = Progr	ammable bit	U = Unir	nplemented	bit, read as	'0'			

R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

R/C-1

u = Unchanged from programmed state

R/C-1

R/C-1

R/C-1

	00	00	00	00	1401	1401	1401	1401			
		—	—	—	EBTR3 ⁽¹⁾	EBTR2	EBTR1	EBTR0			
	bit 7							bit			
bit 7-4	Unimplem	ented: Read	l as '0'								
bit 3	EBTR3: Ta	EBTR3: Table Read Protection bit ⁽¹⁾									
		1 = Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks									
	0 = Block 3	(00C000-00)FFFFh) prot	tected from t	able reads e	executed in o	other blocks	\$			
	Note 1:	Unimpleme	nted in PIC1	8FX585 dev	ices; maintai	in this bit se	t.				
bit 2	EBTR2: Ta	ble Read Pr	otection bit								
	1 = Block 2	(008000-00	BFFFh) not	protected fro	om table read	ds executed	in other blo	ocks			
	0 = Block 2	(008000-00	BFFFh) prot	ected from ta	able reads e	xecuted in a	other blocks	i			
bit 1	EBTR1: Ta	ble Read Pr	otection bit								
			7FFFh) not j								
	0 = Block 1	(004000-00	7FFFh) prot	ected from ta	able reads e	xecuted in c	other blocks				
bit 0	EBTR0: Ta	ble Read Pr	otection bit								
		•	3FFFh) not j								
	0 = Block 0	(000800-00	3FFFh) prot	ected from ta	able reads e	xecuted in c	other blocks				
	Legend:										
	R = Reada	ble bit	P = Progra	ammable bit	U = Unim	plemented	bit, read as	'0'			
	1										

U-0

REGISTER 24-11: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

U-0

REGISTER 24-12: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	_	—	—	—	-	—
bit 7							bit 0

- bit 7 Unimplemented: Read as '0'
- bit 6 **EBTRB:** Boot Block Table Read Protection bit

- n = Value when device is unprogrammed

- 1 = Boot block (000000-0007FFh) not protected from table reads executed in other blocks
- 0 = Boot block (000000-0007FFh) protected from table reads executed in other blocks
- bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

.

U-0

U-0

REGISTER 24-13: DEVICE ID REGISTER 1 FOR PIC18FXX8X DEVICES (ADDRESS 3FFFFEh)

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

bit 7-5 DEV2:DEV0: Device ID bits

000 = PIC18F8680

001 = PIC18F6680

010 = PIC18F8585

011 = PIC18F6585

bit 4-0 REV4:REV0: Revision ID bits

These bits are used to indicate the device revision.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 24-14: DEVICE ID REGISTER 2 FOR PIC18FXX8X DEVICES (ADDRESS 3FFFFFh)

	R-0	R-0	R-0	R-0	R-1	R-0	R-1	R-0
	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
_	bit 7							bit 0

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0000 1010 = PIC18F6585/8585/6680/8680

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

24.2 Watchdog Timer (WDT)

The Watchdog Timer is a free-running, on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run even if the clock on the OSC1/CLKI and OSC2/CLKO/RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer wake-up). The \overline{TO} bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/disables the operation of the WDT. The WDT time-out period values may be found in **Section 27.0** "**Electrical Characteristics**" under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler if assigned to the WDT and prevent it from timing out and generating a device Reset condition.
 - 2: When a CLRWDT instruction is executed and the postscaler is assigned to the WDT, the postscaler count will be cleared but the postscaler assignment is not changed.

24.2.1 CONTROL REGISTER

Register 24-15 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

REGISTER 24-15: WDTCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—		—	SWDTEN
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit

- 1 = Watchdog Timer is on
- 0 = Watchdog Timer is turned off if the WDTEN configuration bit in the Configuration register = 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknow	n

24.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of the device programming by the value written to the CONFIG2H Configuration register.






TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	_		WDTPS3	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	—	_	RI	TO	PD	POR	BOR
WDTCON	—	_		—	_		—	SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

24.3 Power-down Mode (Sleep)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (RCON<3>) is cleared, the TO (RCON<4>) bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or VSs for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

24.3.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

The following peripheral interrupts can wake the device from Sleep:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP Capture mode interrupt.
- 5. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 6. MSSP (Start/Stop) bit detect interrupt.
- MSSP transmit or receive in Slave mode (SPI/I²C).
- 8. USART RX or TX (Synchronous Slave mode).
- 9. A/D conversion (when A/D clock source is RC).
- 10. EEPROM write operation complete.
- 11. LVD interrupt.
- 12. CAN wake-up interrupt.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and will cause a "wake-up". The TO and PD bits in the RCON register can be used to determine the cause of the device Reset. The PD bit which is <u>set</u> on power-up is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

24.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the <u>WDT</u> and WDT postscaler will not be cleared, the <u>TO</u> bit will not be set and PD bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

WAKE-UP FROM SLEEP THROUGH INTERRUPT^(1,2) **FIGURE 24-2:**

; a1 a2 a3 a4; a1 a2 a3 a4; a1 ; ; a1 a2 a3 a4; a1 a											
CLKO ⁽⁴⁾	Tost(2)		\;	<u> </u>							
INT pin			ı ı ı ı	1	1 1						
INTF Flag (INTCON<1>)			Interrupt Latency	3)							
	cessor in leep			1 1 1							
INSTRUCTION FLOW			· · ·	1 1	1 1						
PC X PC X PC+2 X	PC+4	PC+4	X PC + 4	0008h	000Ah						
Instruction { Inst(PC) = Sleep Inst(PC + 2)	1 1 1	Inst(PC + 4)	, , , , , , , , , , , , , , , , , , ,	Inst(0008h)	Inst(000Ah)						
Instruction Inst(PC - 1) Sleep	1	Inst(PC + 2)	Dummy Cycle	Dummy Cycle	Inst(0008h)						

1: XT, HS or LP Oscillator mode assumed. Note

GIE = 1 assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line.
 Tost = 1024 Tosc (drawing not to scale). This delay will not occur for RC and EC Oscillator modes.

4: CLKO is not available in these oscillator modes but shown here for timing reference.

24.4 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PICmicro[®] devices.

The user program memory is divided on binary boundaries into four blocks of 16 Kbytes each. The first block is further divided into a boot block of 2048 bytes and a second block (Block 0) of 14 Kbytes.

Each of the blocks has three code protection bits associated with them. They are:

• Code-Protect bit (CPn)

FIGURE 24-3:

- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 24-3 shows the program memory organization for 48 and 64-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 24-3.

MEMORY SIZE	E/DEVICE		Block Code Protection
48 Kbytes (PIC18FX585	64 Kbytes (PIC18FX680)	Address Range	Controlled By:
Boot Block	Boot Block	000000h 0007FFh	CPB, WRTB, EBTRB
Block 0	Block 0	000800h 003FFFh	CP0, WRT0, EBTR0
Block 1	Block 1	004000h 007FFFh	CP1, WRT1, EBTR1
Block 2	Block 2	008000h 00BFFFh	CP2, WRT2, EBTR2
Unimplemented Read '0'	Block 3	00C000h 00FFFFh	CP3, WRT3, EBTR3

CODE-PROTECTED PROGRAM MEMORY FOR PIC18FXX8X DEVICES

TABLE 24-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L		—		—	CP3 ⁽¹⁾	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	—	—	_	_	_
30000Ah	CONFIG6L	_	—	_	—	WRT3 ⁽¹⁾	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	—	_	—
30000Ch	CONFIG7L	—	—	—	—	EBTR3 ⁽¹⁾	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_	_	—		_	_

Legend: Shaded cells are unimplemented.

Note 1: Unimplemented in PIC18FX585 devices.

24.4.1 PROGRAM MEMORY CODE PROTECTION


The user memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In User mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of

that block is not allowed to read and will result in reading '0's. Figures 24-4 through 24-6 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

FIGURE 24-4: TABLE WRITE (WRTn) DISALLOWED







FIGURE 24-5: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

FIGURE 24-6: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



24.4.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits external writes to data EEPROM. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

24.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In User mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

24.5 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

24.6 In-Circuit Serial Programming

PIC18FXX80/XX85 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.7 In-Circuit Debugger

When the DEBUG bit in Configuration register, CONFIG4L, is programmed to a '0', the in-circuit debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 24-4 shows which features are consumed by the background debugger.

TABLE 24-4: DEBUGGER RESOUR

I/O pins	RB6, RB7		
Stack	2 levels		
Program Memory	512 bytes		
Data Memory	10 bytes		

To use the in-circuit debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the in-circuit debugger module available from Microchip or one of the third party development tool companies.

24.8 Low-Voltage ICSP Programming

The LVP bit in Configuration register, CONFIG4L, enables Low-Voltage ICSP Programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH but can instead be left at the normal operating voltage. In this mode, the RB5/KBI1/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the RG5/MCLR/VPP pin. To enter Programming mode, VDD must be applied to the RB5/KBI1/PGM pin, provided the LVP bit is set. The LVP bit defaults to a '1' from the factory.

- Note 1: The High-Voltage Programming mode is always available regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low-Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin and should be held low during normal operation.
 - 3: When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 5 in the TRISB register must be cleared to disable the pull-up on RB5 and ensure the proper operation of the device.
 - 4: If the device Master Clear is disabled, verify that either of the following is done to ensure proper entry into ICSP mode:
 - a) disable Low-Voltage Programming (CONFIG4L<2> = 0); or
 - b) make certain that RB5/KBI1/PGM is held low during entry into ICSP.

If Low-Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/KBI1/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on RG5/MCLR/VPP.

It should be noted that once the LVP bit is programmed to '0', only the High-Voltage Programming mode is available and only High-Voltage Programming mode can be used to program the device.

When using low-voltage ICSP, the part must be supplied 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the code-protect bits from an on-state to an off-state. For all other cases of lowvoltage ICSP, the part may be programmed at the normal operating voltage. This means unique user IDs or user code can be reprogrammed or added. NOTES:

25.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16 bits) but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '---')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the call or return instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '---')

All instructions are a single word except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 25-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 25-2, lists the instructions recognized by the Microchip Assembler (MPASMTM).

Section 25.1 "Instruction Set" provides a description of each instruction.

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit
	d = 0: store result in WREG
2 .	d = 1: store result in file register f
dest	Destination either the WREG register or the specified register file location.
f	8-bit register file address (0x00 to 0xFF).
fs	12-bit register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes).
*+	Post-Increment register (such as TBLPTR with table reads and writes).
*_	Post-Decrement register (such as TBLPTR with table reads and writes).
+*	Pre-Increment register (such as TBLPTR with table reads and writes).
n	The relative address (2's complement number) for relative branch instructions, or the direct address for
11	call/branch and return instructions.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
S	Fast Call/Return mode select bit
5	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or unchanged.
WREG	Working register (accumulator).
х	Don't care (0 or 1).
	The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all
	Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a program memory location).
TABLAT	8-bit Table Latch.
TOS	Top-of-Stack.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
GIE	Global Interrupt Enable bit.
WDT	Watchdog Timer.
TO	Time-out bit.
PD	Power-down bit.
C, DC, Z, OV, N	
[]	Optional.
()	Contents.
\rightarrow	Assigned to.
, < >	Register bit field.
	In the set of.
E	

Byte-oriented file register operations	Example Instruction
15 10 9 8 7 0	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
Byte to Byte move operations (2-word)	
<u>15 12 11 0</u>	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
15 12 11 9 8 7 0	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
 b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 0x7F
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
n<19:8> (literal)	
S = Fast bit	
15 11 10 0	
OPCODE n<10:0> (literal)	BRA MYFUNC
15 8 7 0 OPCODE n<7:0> (literal)	
	BC MYFUNC

TABLE 25-2: PIC18FXXX INSTRUCTION SET

Mnemonic,		Description	Cycles	16-Bit Instruction Word			Status	Netes	
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-OR	IENTED	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)		000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	· ·
	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ		Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1		10da	ffff	ffff	C, DC, Z, OV, N	· ·
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)		11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)		10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1		00da	ffff	ffff		1, 2
MOVF	f, d, a	Move f	1		00da	ffff		Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2		ffff	ffff		None	
	's' 'd	f_d (destination) 2nd word	2		ffff	ffff	ffff	None	
MOVWF	f, a	Move WREG to f	1		111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1		001a	ffff	ffff	None	
NEGF	f, a	Negate f	1		110a	ffff		C, DC, Z, OV, N	1 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF		Rotate Left f (No Carry)	1	0100	01da	ffff		Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0010		ffff	ffff		1, 2
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da 00da	ffff	ffff		
SETF	f, a	Set f	1	0100		ffff	ffff		
-	,	Subtract f from WREG with	1		100a 01da	ffff		C, DC, Z, OV, N	1 2
SUBFWB	1, u, a	borrow	1	0101	UIUa	LLLL	ffff	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	, ,	Subtract WREG from f with	1		10da	ffff	ffff	C, DC, Z, OV, N	1.2
	, -,	borrow						-, -, , - ,	,
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)		011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1		10da	ffff	ffff		, _
		ILE REGISTER OPERATIONS	-						l
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1		bbba	ffff	ffff	None	1, 2
BTFSC		Bit Test f, Skip if Clear	1 (2 or 3)			ffff	ffff	None	3, 4
BTFSS		Bit Test f, Skip if Set	1 (2 or 3)		bbba	ffff	ffff	None	3, 4
BTG		Bit Toggle f	1		bbba	ffff	ffff		1, 2
-					22204				•••

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemo	onic,	Description	Quala	16-Bit Instruction Word				Status	Nator
Operands		Description	Cycles	MSb			LSb	Affected	Notes
CONTRO	L OPER	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP		No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP		Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 25-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnem	onic,	Description	Cycles	16-Bit Instruction Word				Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL	OPER	ATIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA ME	MORY		TIONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

TABLE 25-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

25.1 Instruction Set

ADD	DLW	ADD liter	al to W					
Synt	ax:	[label] A	[label] ADDLW k					
Ope	rands:	$0 \le k \le 25$	55					
Ope	ration:	(W) + k –	→ W					
Statu	us Affected:	N, OV, C,	DC, Z					
Enco	oding:	0000	1111	kkkk	kkkk			
Desc	cription:	The conte 8-bit litera placed in	al 'k' and					
Wor	ds:	1	1					
Cycl	es:	1						
QC	ycle Activity	/:						
	Q1	Q2	Q	3	Q4			
	Decode	Read literal 'k'	Proce Data		/rite to W			
	<u>mple</u> :		0x15					
Before Instruction								
W = 0x10 After Instruction $W = 0x25$								
	–							

ADD	WF	AD	ADD W to f							
Synt	ax:	[<i>l</i> a	abel]A	DDWF	f [,c	d [,a] f [,d [,a			
Ope	rands:	d e	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Ope	ration:	(W	') + (f) -	\rightarrow dest						
Statu	us Affected:	N,	OV, C,	DC, Z						
Enco	oding:	(0010	01da	fff	f	ffff			
Description:			Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'd' (default). If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR is used.							
Wor	ds:	1								
Cycl	es:	1								
QC	ycle Activity:									
	Q1		Q2	Q	3		Q4			
	Decode		ead ster 'f'	Proce Data			/rite to stination			
Example:		AD	DWF	REG,	0, 0					
	Before Instru	iction	l							
		= =	0x17 0xC2							
	After Instruct	tion								
	W	=	0xD9							

W	=	0xD9
REG	=	0xC2

ADD	OWFC	ADD W a	nd Carry	bit to f			
Synt	ax:	[<i>label</i>] A[[<i>label</i>] ADDWFC f [,d [,a]]				
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5				
Ope	ration:	(W) + (f) +	$(C) \rightarrow d$	est			
Statu	us Affected:	N,OV, C, [DC, Z				
Enco	oding:	0010	00da	ffff	ffff		
Description:		Add W, th memory lo result is pl tion 'f'. If 'a will be selo will not be	ocation 'f' aced in V aced in d a' is '0', th ected. If '	. If 'd' is V. If 'd' is lata men ne Acces a' is '1',	'0', the s '1', the hory loca ss Bank		
Wor	ds:	1					
Cycl	es:	1					
QC	Cycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proces Data		rite to tination		
<u>Exar</u>	mple:	ADDWFC	REG,	0, 1			
	Before Instru Carry bit REG W						
	After Instruct Carry bit REG W						

AND	LW	AND liter	al with	w		
Synt	ax:	[label] A	NDLW	k		
Ope	rands:	$0 \le k \le 25$	5			
Ope	ration:	(W) .AND	. k \rightarrow W			
Statu	is Affected:	N, Z				
Enco	oding:	0000	1011	kkk	k	kkkk
	cription:	The conte the 8-bit li placed in	teral 'k'.			
Word	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	5		Q4
	Decode	Read literal 'k'	Proce Data		Wr	ite to W
	<u>nple</u> : Before Instru	ANDLW	0x5F			

W = 0xA3After Instruction W = 0x03 After Instruction

If Carry = PC = If Carry = PC =

1;

address (HERE+12) 0; address (HERE+2)

ANDWF	AND W with f	BC	Branch if Carry
Syntax:	[<i>label</i>] ANDWF f[,d[,a]]	Syntax:	[<i>label</i>] BC n
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$
	d ∈ [0,1] a ∈ [0,1]	Operation:	if carry bit is '1' (PC) + 2 + 2n \rightarrow PC
Operation:	(W) .AND. (f) \rightarrow dest	Status Affected:	None
Status Affected:	N, Z	Encoding:	1110 0010 nnnn nnnn
Encoding:	0001 01da ffff ffff	Description:	If the Carry bit is '1', then the
Description:	The contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overridden (default).		program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.
Words:	1	Words:	1
Cycles:	1	Cycles:	1(2)
Q Cycle Activity:		Q Cycle Activity	/:
Q1	Q2 Q3 Q4	If Jump:	
Decode	Read Process Write to	Q1	Q2 Q3 Q4
	register 'f' Data destination	Decode	Read literalProcessWrite to PC'n'Data
Example:	ANDWF REG, 0, 0	No	No No No
Before Instru	ction	operation If No Jump:	operation operation operation
W	= 0x17	Q1	Q2 Q3 Q4
REG After Instruct	= 0xC2	Decode	Read literal Process No
W	= 0x02		'n' Data operation
REG	= 0xC2	Example:	HERE BC 5
		Before Instr	ruction
		PC	= address (HERE)

BCF	Bit Clear f	
Syntax:	[label] BCF f,b[,a]	
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	
Operation:	$0 \rightarrow f < b >$	
Status Affected:	None	
Encoding:	1001 bbba ffff	ffff
Description:	Bit 'b' in register 'f' is cleare is '0', the Access Bank will selected, overriding the BS If 'a' = 1, then the bank will selected as per the BSR va (default).	be R value. be
Words:	1	
Cycles:	1	
Q Cycle Activity:		
Q1	Q2 Q3	Q4
Decode		Write gister 'f'
Example:	BCF FLAG_REG, 7, 0)
Before Instru FLAG_RI	iction EG = 0xC7	
After Instruct FLAG_RI	ion EG = 0x47	

BN	Branch if	Negativ	/e	
Syntax:	[<i>label</i>] B	N n		
Operands:	-128 ≤ n ≤	127		
Operation:	if negative (PC) + 2 +			
Status Affected:	None			
Encoding:	1110	0110	nnnn	nnnn
	program v The 2's cc added to t have incre instruction PC+2+2n a two-cycl	ompleme the PC. emented a, the ne . This in	ent num Since f to fetc w addr structio	the PC wil h the nex ess will be
Words:	1			
Cycles:	1(2)			
Q Cycle Activity: If Jump:	:			
Q1	Q2	Q3		Q4
Decode	Read literal 'n'	Proce Data		Vrite to PC
No	No	No		No
operation	operation	operat	on	operation
If No Jump:				
Q1	Q2	Q3		Q4
Decode	Read literal 'n'	Proce Data		No operation
Example:	HERE	BN .		

Before Instruction PC = address (HERE) After Instruction

If Negative = 1; PC = address (Jump) If Negative = 0; PC = address (HERE+2)

BNC	Branch if	Not Carry		BNN		Branch if	Not Negati	ve
Syntax:	[<i>label</i>] B	NC n		Syntax:		[<i>label</i>] B	NN n	
Operands:	-128 ≤ n ≤	127		Operands	S:	-128 ≤ n ≤	127	
Operation:	if carry bit (PC) + 2 +			Operation	1:	if negative (PC) + 2 +		
Status Affected:	None			Status Aff	fected:	None		
Encoding:	1110	0011 nn:	nn nnnn	Encoding	:	1110	0111 nn	nn nnnn
Description:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sinc mented to fe	umber '2n' is e the PC will etch the next dress will be ction is then	Descriptio	on:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sind mented to f , the new ac	umber '2n' is be the PC will etch the next ddress will be ction is then
Words:	1			Words:		1		
Cycles:	1(2)			Cycles:		1(2)		
Q Cycle Activity If Jump:	:			Q Cycle . If Jump:	Activity:			
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC	De	code	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation		No eration	No operation	No operation	No operation
If No Jump:				lf No Jun	np:			
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation	De	code	Read literal 'n'	Process Data	No operation
Example:	HERE	BNC Jump		Example:		HERE	BNN Jump)
Before Instr		()			re Instru		()	
PC After Instruc		(HERE)		•	PC Instruc		ress (HERE)	
After Instruc If Carry PC If Carry PC	= 0; = address = 1;	G (Jump) G (HERE+2)		I	Instruct If Negativ PC If Negativ PC	ve = 0; = add ve = 1;	ress (Jump) ress (HERE+	

BNOV	Branch if	Not Overflo	w	BNZ	Branch if	Not Zero	
Syntax:	[<i>label</i>] B	NOV n		Syntax:	[<i>label</i>] E	BNZ n	
Operands:	-128 ≤ n ≤	127		Operands:	-128 ≤ n ≤	≤ 127	
Operation:	if overflow (PC) + 2 +			Operation:	if zero bit (PC) + 2 -	is '0' ⊦ 2n → PC	
Status Affected:	None			Status Affect	ed: None		
Encoding:	1110	0101 nn	nn nnnn	Encoding:	1110	0001 nn	inn nnnn
Description:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sinc mented to fe	umber '2n' is the PC will etch the next Idress will be ction is then	Description:	program v The 2's co added to t have incre instruction PC+2+2n	the PC. Sind emented to f n, the new ac	number '2n' is be the PC wil etch the next ddress will be ction is then
Words:	1			Words:	1		
Cycles:	1(2)			Cycles:	1(2)		
Q Cycle Activity: If Jump:				Q Cycle Act If Jump:	ivity:		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC	Decod	e Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation	No operatio	No on operation	No operation	No operation
If No Jump:				If No Jump:			
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation	Decod	e Read literal 'n'	Process Data	No operation
Example:	HERE	BNOV Jump)	Example:	HERE	BNZ Jum <u>r</u>	D
Before Instru	iction			Before I	nstruction		
PC		ress (HERE)		PC		S (HERE)	
After Instruct	tion			After Ins	truction ro = 0:		

BRA	Uncondit	ional Branc	h	BSF		Bit Set f			
Syntax:	[label] B	RA n		Synt	ax:	[label] E	SF f,b[[,a]	
Operands:	-1024 ≤ n	≤ 1023		Ope	rands:	$0 \le f \le 25$	5		
Operation:	(PC) + 2 +	$-2n \rightarrow PC$				$0 \le b \le 7$			
Status Affected	I: None			000	ration	a ∈ [0,1] 1 → f 			
Encoding:	1101	0nnn nn:	nn nnnn		ration: us Affected:	$I \rightarrow I < D >$ None			
Description:	Add the 2	's compleme	nt number						
		PC. Since t	he PC will etch the next		oding:	1000 Bit 'b' in re	bbba	ffff	ffff
	instruction PC+2+2n.		ldress will be	Des	cription:	Access B riding the the bank	ank will b BSR valu will be se	e selec ue. If 'a'	ted, over- = 1, then
Words:	1			Wor	do		с.		
Cycles:	2					1			
Q Cycle Activi	ty:			Cycl		1			
Q1	Q2	Q3	Q4	QC	ycle Activity		_		_
Decode	Read literal 'n'	Process Data	Write to PC		Q1 Decode	Q2 Read	Q3 Proces		Q4 Write
No operation	No operation	No operation	No operation			register 'f'	Data	re	egister 'f'
				Exa	<u>nple</u> :	BSF	FLAG_REG	3, 7, 1	
Example: Before Ins	HERE	BRA Jump			Before Instr FLAG_R		:0A		
PC After Instruction	= address	6 (HERE) 6 (Jump)			After Instruc FLAG_F		:8A		

BTF	sc	Bit Test Fil	le, Skip if Cl	ear	BTF	SS	Bit Test F	ile, Skip if Se	et
Synt	ax:	[<i>label</i>] BT	FSC f,b[,a]		Synt	ax:	[<i>label</i>] B	TFSS f,b[,a]	
Ope	rands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$			Oper	rands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]	5	
Ope	ration:	skip if (f 	>) = 0		Oper	ration:	skip if (f <b< td=""><td>>) = 1</td><td></td></b<>	>) = 1	
Statu	us Affected:	None			Statu	is Affected:	None		
Enco	oding:	1011	bbba ff	ff ffff	Enco	oding:	1010	bbba ff	ff ffff
Desc	cription:	next instruct If bit 'b' is 'c instruction and a NOP making this 'a' is '0', the selected, or 'a' = 1, ther	execution is of is executed in a two-cycle e Access Bar verriding the	ed. ext g the current discarded nstead, instruction. If nk will be BSR value. If I be selected	Desc	sription:	next instru If bit 'b' is instruction current ins discarded instead, m instruction Bank will I BSR value	register 'f' is ' iction is skipp '1', then the r fetched durin struction exec and a NOP is paking this a t I f 'a' is '0', the selected, c e. If 'a' = 1, the ected as per the	ed. next ng the ution is executed wo-cycle ne Access overriding the
Word	ds:	1	· ·	,			(default).	·	
Cycl	es:	1(2)			Word	ds:	1		
-		Note: 3 c	ycles if skip a a 2-word inst		Cycle	es:		cycles if skip / a 2-word ins	
QC	ycle Activity:	00	00	04	0.0	ycle Activity:	0		
	Q1 Decode	Q2 Read	Q3 Process	Q4 No	QU	Q1	Q2	Q3	Q4
	Decode	register 'f'	Data	operation		Decode	Read	Process	No
lf sk	kip:			· · · · · · · · · · · · · · · · · · ·			register 'f'	Data	operation
	Q1	Q2	Q3	Q4	lf sk	•			
	No	No	No	No		Q1	Q2	Q3	Q4
lf ck	operation	operation	operation	operation		No operation	No operation	No operation	No operation
11 54	Q1	Q2	Q3	Q4	lf sk	ip and follow			operation
	No	No	No	No		Q1	Q2	Q3	Q4
	operation	operation	operation	operation		No	No	No	No
	No	No	No	No		operation	operation	operation	operation
	operation	operation	operation	operation		No	No	No	No
<u>Exar</u>	nple:	HERE BI FALSE : TRUE :	FFSC FLAG	, 1, O	Exar	operation nple:	Operation HERE F FALSE :		operation
	Before Instru	ction					TRUE :		
	PC	= add	ress (HERE)			Before Instru	ction		
	After Instruct					PC		dress (HERE)	
	If FLAG< PC		ress (TRUE)			After Instruct			
	If FLAG< ² PC	1> = 1;	ress (FALSE)	1		If FLAG< PC If FLAG< PC	= ad 1> = 1;	dress (FALSE dress (TRUE))

BTG	i	Bit Toggl	e f		BOV	,	Branch if	Overflow	
Synt	ax:	[<i>label</i>] B	TG f,b[,a]		Synt	ax:	[<i>label</i>] B	OV n	
Oper	rands:	$0 \le f \le 255$	5		Ope	rands:	-128 ≤ n ≤	127	
		0 ≤ b < 7 a ∈ [0,1]			Ope	ration:	if overflow (PC) + 2 +	bit is '1' · 2n → PC	
Ope	ration:	$(f < b >) \rightarrow f$	f 		Statu	us Affected:	None		
Statu	us Affected:	None			Enco	oding:	1110	0100 nn	nn nnnn
Enco	oding:	0111	bbba f	fff ffff	Des	cription:	If the Ove	rflow bit is '1	', then the
Desc	cription:	inverted. I will be sel value. If 'a	ected, overri	Access Bank ding the BSR le bank will be			The 2's co added to t have incre instruction PC+2+2n.	he PC. Since mented to fe the new ac This instrue	
Word	ds:	1					a two-cycl	e instruction	•
Cycl	es:	1			Wore	ds:	1		
QC	ycle Activity:				Cycl	es:	1(2)		
	Q1	Q2	Q3	Q4		ycle Activity	:		
	Decode	Read register 'f'	Process Data	Write register 'f'	lf Ju	ımp: Q1	Q2	Q3	Q4
Exar	mple:	BTG I	PORTC, 4,	0		Decode	Read literal 'n'	Process Data	Write to PC
	Before Instru PORTC		0101 [0x75]		If NI	No operation	No operation	No operation	No operation
	After Instruct	ion:			IT IN	o Jump: Q1	Q2	Q3	Q4
	PORTC	= 0110 0	0101 [0x65]			Decode	Read literal 'n'	Process Data	No operation
					<u>Exar</u>	nple:	HERE	BOV Jump	

<u>Example</u> :	HERE	BOV	Jump
Before Instruc PC	tion =	address	(HERE)
After Instruction If Overflow PC If Overflow PC	=	1; address 0; address	(Jump) (HERE+2)

ΒZ		Branch if	Zero						
Synt	ax:	[label] B	Zn						
Ope	rands:	-128 ≤ n ≤	$-128 \le n \le 127$						
Ope	ration:	if Zero bit (PC) + 2 +	-						
Statu	us Affected:	None							
Enco	oding:	1110	0000 n	innn nnnn					
Des	cription:	program w The 2's co added to ti have incre instruction PC+2+2n.	If the Zero bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.						
Wor	ds:	1							
Cycl	es:	1(2)							
	Cycle Activity: ump: Q1	Q2	Q3	Q4					
	Decode	Read literal	Process	Write to PC					
		'n'	Data						
	No	No	No	No					
	operation	operation	operation	operation					
If N	o Jump:								
	Q1	Q2	Q3	Q4					
	Decode	Read literal 'n'	Process Data	No operation					
<u>Exar</u>	mple:	HERE	BZ Jun	np					
	Before Instru	iction							
	PC	= address	(HERE)						
	After Instruc	tion							
	If Zero PC		(Jump)						
	If Zero PC	= 0; = address	(HERE+2)						

CAL	.L	Subrouti	ne Call		
Synt	tax:	[label] (CALL k	[,S]	
Ope	rands:	0 ≤ k ≤ 10 s ∈ [0,1]	48575		
Ope	ration:	$\begin{array}{l} (PC) + 4 - \\ k \rightarrow PC < 2 \\ \text{if } s = 1 \\ (W) \rightarrow WS \\ (STATUS) \\ (BSR) \rightarrow \end{array}$	20:1>, S,) → STA	TUSS,	
State	us Affected:	None			
1st v	oding: word (k<7:0>) word(k<19:8		110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈
Description: Subroutine call of entire 2-Mbyte memory range. First, return address (PC+ 4) is pushed onto the return stack. If 's' = 1, the W, Status and BSR registers are als pushed into their respective shadow registers, WS, STATUS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:12 CALL is a two-cycle instruction.			rn d onto the W, are also /e ATUSS pdate 20-bit <20:1>.		
Wor	ds:	2			
Cycl	es:	2			
QC	Cycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k'<7:0>,	Push P stac	k ʻk	ead literal '<19:8>, rite to PC
	No operation	No operation	No operat	ion o	No peration
<u>Exa</u>	mple:	HERE	CALL	THERE,	1
	Before Instru PC After Instruct PC TOS WS	= addre	SS (THE		
	BSRS STATUS	= BSR	US		

CLRF	Clear f	CLRWDT	Clear Watchdog Timer
Syntax:	[<i>label</i>] CLRF f [,a]	Syntax:	[label] CLRWDT
Operands:	$0 \le f \le 255$	Operands:	None
	a ∈ [0,1]	Operation:	000h \rightarrow WDT,
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$		$000h \rightarrow WDT$ postscaler, 1 $\rightarrow TO$,
Status Affected:	Z		$1 \rightarrow \frac{10}{PD}$
Encoding:	2 0110 101a ffff ffff	Status Affected:	TO, PD
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100
	register. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits TO and PD are set.
	BSR value (default).	Words:	1
Words:	1	Cycles:	1
Cycles:	1	Q Cycle Activity:	
Q Cycle Activity:		Q1	Q2 Q3 Q4
Q1 Decode	Q2 Q3 Q4 Read Process Write register 'f' Data register 'f'	Decode	NoProcessNooperationDataoperation
		Example:	CLRWDT
Example: Before Instru FLAG_R After Instruct FLAG R	EG = 0x5A iion	Before Instru WDT Cou After Instruct WDT Cou WDT Pos	ion unter = 0x00
FLAG_K	EG = 0x00	TO PD	= 1 = 1

Complem	ent f		
[label] C	OMF	f [,d [,a]]
$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
$(\overline{f}) \rightarrow de$	st		
N, Z			
0001	11da	ffff	ffff
The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default)			
1			
1			
Q2	Q3		Q4
Read register 'f'			Write to destination
COMF	REG,	D, O	
tion = 0x13 on = 0x13 = 0xEC			
	$\begin{bmatrix} label \end{bmatrix} C$ $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ $(\overline{f}) \rightarrow de$ N, Z $\boxed{0001}$ The conterplemented stored in V stored back of the form of the selected a (default). 1 1 Q2 Read register 'f' COMF tion = 0x13 on = 0x13	a ∈ [0,1] (\overline{f}) → dest N, Z 0001 11da The contents of replemented. If 'd' is stored back in reg If 'a' is '0', the Acc selected, overridin If 'a' = 1, then the selected as per th (default). 1 2 Q2 Q3 Read Proce- register 'f' Data COMF REG, 0 tion = 0x13 on = 0x13	$\begin{bmatrix} label \end{bmatrix} COMF f[,d[$ $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ $(\overline{f}) \rightarrow dest$ N, Z $\boxed{0001 11da ffff}$ The contents of register plemented. If 'd' is '0', th stored in W. If 'd' is '1', ti stored back in register 'f If 'a' is '0', the Access Baselected, overriding the B If 'a' = 1, then the bank w selected as per the BSR (default). 1 1 2 2 2 2 3 Read Process register 'f' Data COMF REG, 0, 0 tion = 0x13 Dn = 0x13

CPFSEQ	Compare	f with W, sk	ip if f = W
Syntax:	[label] C	CPFSEQ f	,a]
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
Operation:	(f) – (W), skip if (f) = (upsigned	: (W) comparison)	
Status Affected:	None	companson	
Encoding:	0110	001a ffi	f ffff
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as		
	-	SR value (def	ault).
Words: Cycles:	1 1(2)		
Q Cycle Activity	by	cycles if skip a 2-word ins	
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation
If skip:		Data	operation
Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
If skip and follow	ved by 2-wor	d instruction:	
Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No	No	No	No
operation	operation	operation	operation
<u>Example</u> :	HERE NEQUAL EQUAL	CPFSEQ REG : :	;, 0
Before Instru			
PC Addr W	ess = HE = ?	RE	
REG	= ?		
After Instruc	tion		
If REG PC		dress (EQUA	L)
lf REG PC	≠ W; = Ad	dress (NEQU	AL)

CPFSGT	Compare	f with W, sk	ip if f > W		
Syntax:	[label] C	PFSGT f[,a]		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5			
Operation:	(f) – (W), skip if (f) > (unsigned	(W) comparison))		
Status Affected:	None				
Encoding:	0110	010a ffi	ff ffff		
Description:	memory lo of the W b	the contents ocation 'f' to t y performing subtraction.	he contents		
	the content fetched instant a NOP is ethis a two- '0', the Action selected, co If 'a' = 1, the	If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value			
Words:	1				
	-				
Cycles:	1(2) Note: 3 c by	cycles if skip a 2-word ins			
	1(2) Note: 3 c by	• •			
Cycles: Q Cycle Activity:	1(2) Note: 3 o by Q2 Read	a 2-word ins Q3 Process	Q4 No		
Cycles: Q Cycle Activity: Q1 Decode	1(2) Note: 3 c by Q2	a 2-word ins Q3	etruction. Q4		
Cycles: Q Cycle Activity: Q1 Decode If skip:	1(2) Note: 3 c by Q2 Read register 'f'	a 2-word ins Q3 Process Data	Q4 No operation		
Cycles: Q Cycle Activity: Q1 Decode	1(2) Note: 3 o by Q2 Read	a 2-word ins Q3 Process	Q4 No		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation	a 2-word ins Q3 Process Data Q3 No operation	Q4 No operation Q4		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ved by 2-word	a 2-word ins Q3 Process Data Q3 No operation d instruction:	Q4 No operation Q4 No operation		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ved by 2-word Q2	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3	Q4 No operation Q4 No operation Q4		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ved by 2-word	a 2-word ins Q3 Process Data Q3 No operation d instruction:	Q4 No operation Q4 No operation		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ved by 2-word Q2 No operation No	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No	Atruction. Q4 No operation Q4 No operation Q4 No operation No		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation	1(2) Note: 3 c by Q2 Read register 'f' Q2 No operation ved by 2-word Q2 No operation	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation	Q4 No operation Q4 No operation Q4 No operation		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No	1(2) Note: 3 of by Q2 Read register 'f' Q2 No operation /ed by 2-word Q2 No operation No operation No operation	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation No operation	A Construction. Q4 No operation Q4 No operation No operation		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation No operation	1(2) Note: 3 of by Q2 Read register 'f' Q2 No operation Ved by 2-word Q2 No operation No operation No operation	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation No operation	A Construction. Q4 No operation Q4 No operation No operation		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation	1(2) Note: 3 of by Q2 Read register 'f' Q2 No operation Ved by 2-word Q2 No operation No operation No operation HERE NGREATER GREATER	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation No operation	A Construction. Q4 No operation Q4 No operation No operation		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation No operation Example: Before Instruction	1(2) Note: 3 of by Q2 Read register 'f' Q2 No operation ved by 2-word Q2 No operation No operation No operation No operation HERE NGREATER Interest of the second s	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSGT RE : :	A Construction. Q4 No operation Q4 No operation No operation		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation Example: Before Instruct	1(2) Note: 3 of by Q2 Read register 'f' Q2 No operation /ed by 2-word Q2 No operation Mo operation No operation HERE NGREATER GREATER Interference In	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSGT RE : :	A Construction. Q4 No operation Q4 No operation No operation		
Cycles: Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No operation No operation No operation No operation No operation	1(2) Note: 3 of by Q2 Read register 'f' Q2 No operation /ed by 2-word Q2 No operation /ed by 2-word Q2 No operation Mo operation HERE NGREATER GREATER iction = Address = ? tion > W;	a 2-word ins Q3 Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSGT RE : :	A Construction. Q4 No operation Q4 No operation No operation		

CPF	SLT	Compare	f with W,	skip i	ff < W		
Synt	tax:	[label]	CPFSLT	f [,a]			
Ope	rands:	0 ≤ f ≤ 25 a ∈ [0,1]	5				
Operation:		(f) – (W), skip if (f) ·	skip if (f) < (W)				
State	us Affected:	None	(unsigned comparison)				
		0110					
	oding:		000a	ffff	ffff		
Wor	cription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overrid- den (default).					
		1					
Cycl		by	cycles if sl / a 2-word				
QC	Cycle Activity:	-					
	Q1	Q2	Q3	1	Q4		
	Decode	Read register 'f'	Process Data		No peration		
lf sl	kip:			1 -1			
	Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation	operation	operation		peration		
lf sl	kip and follow	ved by 2-wo		on:			
	Q1	Q2	Q3		Q4		
	No operation	No operation	No operation	n or	No peration		
	No	No	No		No		
	operation	operation	operation	n op	peration		
Example: HERE CPFSLT REG, 1 NLESS : LESS :							
	Before Instru		• (11757)				
	PC W	= Addres = ?	S (HERE)				
	After Instruct	tion					
	If REG	,					
	PC		S (LESS)				
	lf REG PC	≥ W; = Addres	s (NLESS))			

DAW	Decimal	Adjust W Re	gister	DECF		
Syntax:	[label]	[label] DAW				
Operands:	None		Operand			
Operation:		> >9] or [DC = + 6 → W<3:0				
	else			Operation		
	(W<3:0>)	\rightarrow W<3:0>;		Status Af		
	lf [W<7:4:	> >9] or [C =	1] then	Encoding		
	· · ·	$+6 \rightarrow W < 7$:	4>;	Descripti		
		\rightarrow W<7:4>;				
Status Affected	· · ·	\rightarrow VV<7.42,				
		0000 000	0 0111			
Encoding:	0000	000 000				
Description:		ists the eight- ng from the e				
		of two variable		Words:		
		CD format) a				
	a correct	packed BCD	result.	Cycles:		
Words:	1			Q Cycle		
Cycles:	1			De		
Q Cycle Activ	ity:					
Q1	Q2	Q3	Q4			
Decode	Read register W	Process Data	Write W	Example:		
	Tegister W	Dala	vv	Befo		
Example1:	DAW					
Before Ins	struction			After		
W	= 0xA5					
C DC	= 0 = 0					
After Instr	-					
W	= 0x05					
C	= 1					
DC <u>Example 2</u> :	= 0					
Before Ins	struction					
W	= 0xCE					
C DC	= 0 = 0					
After Instr	-					
W	= 0x34					
C DC	= 1 = 0					
	- 0					

DECF	Decreme	nt f			
Syntax:	[label] [DECF f	[,d [,a]]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	$(f) - 1 \rightarrow 0$	dest			
Status Affected:	C, DC, N,	C, DC, N, OV, Z			
Encoding:	0000	01da	ffff	ffff	
	the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write to estination	
Example:	DECE	শমন্দ	1 0		

xample: DECF CNT, 1, 0

efore Instruction

 $\begin{array}{rcl} \mathsf{CNT} &=& \mathsf{0x01}\\ \mathsf{Z} &=& \mathsf{0} \end{array}$

fter Instruction

CNT = 0x00Z = 1

DEC	FSZ	Decreme	nt f, ski	p if 0	
Synt	ax:	[label]	DECFSZ	Z f[,d[,	a]]
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Ope	ration:	(f) – 1 \rightarrow skip if res			
Statu	us Affected:	None			
Enco	oding:	0010	11da	ffff	ffff
Des	cription:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the			
BSR value (default). Words: 1					
Cycles: 1(2) Note: 3 cycles if skip and followe by a 2-word instruction.					
QC	ycle Activity Q1	: Q2	Q3	2	Q4
	Decode	Read	Proce	1	Write to
		register 'f'	Data	a de	stination
lf sł	-	_	_		_
	Q1	Q2	Q3		Q4
	No operation	No operation	No operat		No peration
lf sk	kip and follov				Scration
	Q1	Q2	Q3		Q4
	No	No	No		No
	operation	operation	operat	ion o	peration
	No	No	No		No
	operation	operation	operat	ion o	peration
Example:		HERE CONTINUE	DECFS GOTO	SZ CN LOC	F, 1, 1)P
Before Instruc PC		uction = Addres	s (here	:)	
	After Instruc CNT If CNT PC	tion = CNT - ^ = 0; = Addres		'INUE)	
	If CNT PC	≠ 0; = Addres			

DCFSNZ Decrement f, skip if not 0				
Syntax:	[label] [DCFSNZ f	[,d [,a]]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(f) – 1 \rightarrow skip if res			
Status Affected:	None			
Encoding:	0100	11da ff	ff ffff	
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the			
BSR value (default). Words: 1				
Cycles:		cycles if skip a 2-word in	and followed struction.	
Q Cycle Activity:			.	
Q1	Q2	Q3 Process	Q4 Write to	
Decode	Read register 'f'	Data	destination	
If skip:	0			
Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	
Q1	Q2	Q3	ı. Q4	
No	No	No	No	
operation	operation	operation	operation	
No	No	No	No	
operation	operation	operation	operation	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				

GOTO Unconditional Branch						
Synt	ax:	[label]	GOTO	k		
Ope	rands:	$0 \le k \le 10$)48575			
Ope	ration:	$k \rightarrow PC <$	20:1>			
Statu	us Affected:	None				
1st v	oding: vord (k<7:0>) word(k<19:8>) 1110) 1111	1111 k ₁₉ kkk	k ₇ kk kkk		kkkk ₀ kkkk ₈
Deso	Description: GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bi value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.				ire e 20-bit	
Wor	ds:	2				
Cycl	es:	2				
Q Cycle Activity:						
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'<7:0>,	No operat		'k'<	d literal 19:8>, e to PC

Example:	GOTO	THERE

After Instruction

No

operation

PC = Address (THERE)

No

operation

No

operation

No

operation

INCF	Incremen	t f		
Syntax:	[label]	NCF 1	[,d [,a]]	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(f) + 1 \rightarrow c	lest		
Status Affected:	C, DC, N,	OV, Z		
Encoding:	0010	10da	ffff	ffff
	increment is placed in is placed b (default). I Bank will b the BSR v bank will b BSR value	n W. If 'o back in r f 'a' is 'o be selec alue. If ' be selec	d' is '1', egister i', the A ted, ove a' = 1, t ted as p	the result f' ccess rriding hen the
Words:	1	(uoluu		
	1			
Cycles:	1			
Cycles: Q Cycle Activity:	•			
-	•	Q3		Q4
Q Cycle Activity:		Q3 Proce Data	ss	Q4 Write to estination
Q Cycle Activity: Q1 Decode	Q2 Read	Proce Data	ss	Write to
Q Cycle Activity: Q1 Decode Example: Before Instru	Q2 Read register 'f'	Proce Data	ss de	Write to
Q Cycle Activity: Q1 Decode Example:	Q2 Read register 'f'	Proce Data	ss de	Write to

INC	-SZ	Increment	t f, skip if 0	
Synt	ax:	[label]	NCFSZ f[,d [,a]]
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5	
Ope	ration:	(f) + 1 \rightarrow c skip if resu		
Statu	us Affected:	None		
Enco	oding:	0011	11da ffi	ff ffff
Desc	cription:	incrementer is placed in is placed b (default). If the result tion which discarded instead, m instruction Bank will b the BSR v	nts of registe ed. If 'd' is '0 n W. If 'd' is ' back in regist It is '0', the n is already fe and a NOP is aking it a two . If 'a' is '0', t be selected, of alue. If 'a' = be selected a be default).	', the result 1', the result ter 'f' ext instruc- teched is s executed o-cycle the Access overriding 1, then the
Word	ds:	1	()	
Cycl	es:	1(2)		
QC	cycle Activity:	by a	/cles if skip a a 2-word inst	
	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
lf al	(in)	register 'f'	Data	destination
lf sk	Q1	Q2	Q3	Q4
1	No	No	No	No
	operation	operation	operation	operation
lf sk	kip and follow	ed by 2-word	d instruction:	
1	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation No	operation No
	No operation	No operation	operation	operation
<u>Exar</u>	<u>mple</u> :	HERE] NZERO : ZERO :		NT, 1, 0
	Before Instru	iction		
	PC	= Address	(HERE)	
	After Instruct			
	CNT If CNT	= CNT + 1	l	
	PC	= 0; = Address	(ZERO)	
	If CNT PC	≠ 0; = Address	(NZERO)	

INFSNZ	Incremen	t f, skip if no	ot 0
Syntax:	[label]	INFSNZ f[,d [,a]]
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5	
Operation:	(f) + 1 \rightarrow c skip if resu		
Status Affected:	None		
Encoding:	0100	10da ffi	ff ffff
Description:	incremente is placed is (default). If the resu instruction is discarde instead, m instruction Bank will b the BSR v bank will b	nts of registe ed. If 'd' is '0 n W. If 'd' is ' back in regist It is not '0', th which is alree ed and a NOP haking it a two . If 'a' is '0', to be selected, alue. If 'a' = be selected a	', the result 1', the result 1', the result rer f' he next eady fetched is executed o-cycle he Access overriding 1, then the
Words:	BSR value 1	e (default).	
Cycles:		cycles if skip a 2-word ins	and followed truction.
Q Cycle Activity:	•		
Q1	Q2	Q3	Q4
Decode	Read	Process	Write to destination
lf skip:	register 'f'	Data	uestination
Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
If skip and follow			_
Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No	No	No	No
operation	operation	operation	operation
Example:	ZERO NZERO	INFSNZ REG	;, l, O
Before Instru PC		6 (HERE)	
After Instruct REG If REG PC If REG PC	= REG + 7 ≠ 0; = Address = 0;		

IORLW Inclusive OR literal with W				
Syntax:	[label]	IORLW k		
Operands:	$0 \le k \le 25$	5		
Operation:	(W) .OR. I	$x \to W$		
Status Affected:	N, Z			
Encoding:	0000	1001	kkkk	kkkk
Description:	The conte the eight-b placed in V	oit literal 'k		
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Process Data	Wr	ite to W
Example:	IORLW	0x35		
Before Instruc	ction			
W =	0x9A			
After Instructi	on			
W =	0xBF			

≤ 28),1]),1] OR. 0', 1', er ' ss E din he	$(f) \rightarrow de$ 00 da OR W v the resul the resul f' (defaul Bank will g the BS bank wil	est vith re t is pla t is pla t be se R valu l be se	egister 'f aced in aced ba a' is '0', elected, ue. If 'a elected	W. I ack ir the ' = 1	
oive o', 1', er ' ss E din he	OR W v OR W v the resul the resul f' (defaul Bank will g the BS bank wil	t is pla t i	egister 'f aced in aced ba a' is '0', elected, ue. If 'a elected	f'. If W. I ack ir , the , = 1	
o', 1', er' ss E din he	OR W v the resul the resul f' (defau 3ank will g the BS bank wil	vith re t is pla t is pla t). If 'a be se R valu	egister 'f aced in aced ba a' is '0', elected, ue. If 'a elected	f'. If W. I ack ir , the , = 1	
o', 1', er' ss E din he	OR W v the resul the resul f' (defau 3ank will g the BS bank wil	vith re t is pla t is pla t). If 'a be se R valu	egister 'f aced in aced ba a' is '0', elected, ue. If 'a elected	f'. If W. I ack in , the ,' = 1	
0', 1', er ' ss E din he	the resul the resul f' (defau Bank will g the BS bank wil	t is pla t is pla lt). If 'a be se R valu l be se	aced in aced ba a' is '0', elected, ue. If 'a elected	W. I ack in the ' = 1	
		'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
	Q	3	Q	4	
			Write destina		
	d r 'f'	d Proce r 'f' Dat	d Process r 'f' Data	d Process Write r 'f' Data destina	

Boloro modra	0000	•
RESULT	=	0x13
W	=	0x91
After Instruct	ion	
RESULT	=	0x13

=

0x93

W

DS30491C-page 388

LFS	R	Load FSF	2			MOVF	Move f		
Synt	tax:	[label]	LFSR f,k			Syntax:	[label]	MOVF f[,d [,a]]
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$				Operands:	$0 \le f \le 255$ $d \in [0,1]$	5	
Ope	ration:	$k \rightarrow FSRf$				o <i>i</i> :	a ∈ [0,1]		
Statu	us Affected:	None				Operation:	$f \rightarrow dest$		
Enco	oding:	1110 1111		ff k ₁₁ kkk kk kkkk		Status Affected: Encoding:	N, Z	00da f	fff ffff
Dese	cription:		literal 'k' is l ect register		1	Description:	moved to		ster 'f' are on dependent . If 'd' is '0', the
Wor	ds:	2					•		If 'd' is '1', the
Cycl	les:	2							in register 'f' can be any-
QC	Cycle Activity	:							e bank. If 'a' is
	Q1	Q2	Q3	Q4			'0', the Ac	cess Bank	will be
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH			lf 'a' = 1, f	overriding t hen the ba as per the B	
	Decode	Read literal	Process	Write literal		Words:	1		
		ʻk' LSB	Data	'k' to FSRfL	J	Cycles:	1		
Evo	mple:		0230			Q Cycle Activity			
		LFSR 2,	UX3AB			Q1	Q2	Q3	Q4
	After Instruc FSR2H FSR2L	tion = 0x03 = 0xAB				Decode	Read register 'f'	Process Data	Write W
						Example:		EG, 0, 0	

Before Instruction REG = 0x22 W = 0xFFAfter Instruction

Clion	
=	0x22
=	0x22
	=

MOVFF	Move f to	o f		
Syntax:	[label]	MOVFF	f _s ,f _d	
Operands:	$\begin{array}{l} 0 \leq f_{S} \leq 4095 \\ 0 \leq f_{d} \leq 4095 \end{array}$			
Operation:	$(f_s) \to f_d$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 ffff ffff ffff _s 1111 ffff ffff ffff _d			
Description:	The contents of source register ' f_s ' are moved to destination register ' f_d '. Location of source ' f_s ' can be anywhere in the 4096-byte data			

space (000h to FFFh) and location of destination f_d can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register

MOV	/LB	Move literal to low nibble in BSR				
Synt	ax:	[label]	MOVLB	k		
Ope	rands:	$0 \le k \le 25$	5			
Ope	ration:	$k\toBSR$				
Statu	is Affected:	None				
Enco	oding:	0000	0001	kkł	ck	kkkk
Desc	cription:	The 8-bit the Bank				
Word	ds:	1				
Cycl	es:	1				
QC	ycle Activity:	:				
	Q1	Q2	Q3			Q4
	Decode	Read literal 'k'	Proce: Data		liter	Vrite al 'k' to 3SR
Exar	nple:	MOVLB	5	1		

Before Instruction	۱	
BSR register	=	0x02
After Instruction		
BSR register	=	0x05

Words:

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVFF REG1, REG2

2

2 (3)

Before Instruction

REG1 REG2	= =	0x33 0x11
After Instruc	ction	
REG1	=	0x33

1 11100100		
REG1	=	0x33,
REG2	=	0x33

MOVLW	Move lite	ral to W	1	
Syntax:	[label]	MOVLW	/ k	
Operands:	$0 \le k \le 25$	5		
Operation:	$k\toW$			
Status Affected:	None			
Encoding:	0000	1110	kkkk	: kkkk
Description:	The eight W.	-bit litera	ll 'k' is ∣	oaded into
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	5	Q4
Decode	Read literal 'k'	Proce Data		Write to W
Example:	MOVLW	0x5A		

After Instruction W = 0x5A

MOVWF	Move W t	o f		
Syntax:	[label]	MOVWF	f[,a]
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
Operation:	$(W)\tof$			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
	Location f 256-byte b Access Ba riding the the bank v BSR value	oank. If ' ank will b BSR val vill be se	a' is 'o', be seled ue. If 'a' elected a	the ted, over- = 1, then
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Write egister 'f'
Example:	MOVWF	REG, 0		

Before Instruction

Boloro mou	aotio	
W	=	0x4F
REG	=	0xFF
After Instruc	ction	
W	=	0x4F
REG	=	0x4F

© 2004 Microchip Technology Inc.

MULLW	Multiply I	_iteral with \	N	MULWF		Multiply \	N with f	
Syntax:	[label]	MULLW k		Syntax:		[label]	MULWF f	[,a]
Operands:	$0 \le k \le 25$	5		Operands	s:	$0 \le f \le 25$	5	
Operation:	(W) x k \rightarrow	PRODH:PR	ODL			a ∈ [0,1]		
Status Affected:	None			Operation		(W) x (f) –	→ PRODH:P	RODL
Encoding:	0000	1101 kk	kk kkkk	Status Af	fected:	None		
Description:	carried ou of W and 16-bit rest PRODH:F PRODH c W is unch None of th affected. Note that carry is po operation.	ied multiplica it between the the 8-bit liter ult is placed it PRODL regis contains the h anged. ne status flag neither overf possible in this . A zero resu put not detect	e contents al 'k'. The in ter pair. high byte. is are low nor s It is	Encoding Descriptio	on:'	carried ou of W and f 'f'. The 16 the PROE pair. PRO byte. Both W ar None of th affected. Note that	001a fff ed multiplica t between th he register fi -bit result is DH:PRODL re DH contains and 'f' are unc ne status flag neither overfi ossible in this	ation is e contents le location stored in egister the high hanged. Is are
Words:	1					•	A zero resu	
Cycles:	1						ut not detect cess Bank w	
Q Cycle Activity:							overriding th	
Q1	Q2	Q3	Q4				a' = 1, then the	
Decode	Read	Process	Write			vill be sei value (def	ected as per ault).	the BSR
	literal 'k'	Data	registers PRODH:	Words:		1		
			PRODL	Cycles:		1		
				Q Cycle				
Example:		0xC4		-	Q1	Q2	Q3	Q4
Before Instru W PRODH PRODL	= 0x = ? = ?	E2		De	ecode re	Read egister 'f'	Process Data	Write registers PRODH: PRODL
After Instructi W		E2						
PRODH	= 0x	AD		Example:	:	MULWF	REG, 1	
PRODL	= 0x	08			ore Instructi			
					W REG PRODH PRODL	-	C4 B5	
				After	r Instructior	า		

fter Instruction		
W	=	0xC4
REG PRODH PRODL	= = =	0xB5 0x8A 0x94
TROBE	_	0704

NEGF	Negate f
Syntax:	[<i>label</i>] NEGF f[,a]
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]
Operation:	$(\overline{f}) + 1 \rightarrow f$
Status Affected:	N, OV, C, DC, Z
Encoding:	0110 110a ffff ffff
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value If 'a' = 1, then the bank will be selected as per the BSR value.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	ReadProcessWriteregister 'f'Dataregister 'f'
Example:	NEGF REG, 1
Before Instru REG	= 0011 1010 [0x3A]
After Instruct REG	ion = 1100 0110 [0xC6]

NOF	•	No Opera	ation				
Synt	ax:	[label]	NOP				
Ope	rands:	None					
Ope	ration:	No operation					
Statu	us Affected:	None	None				
Enco	oding:	0000	0000	000	00	0000	
		1111	xxxx	XXX	x	XXXX	
Des	cription:	No opera	tion.				
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3		Q4	
	Decode	No	No			No	
		operation	operat	ion	ор	eration	

Example:

None.

POF)	Рор Тор о	Pop Top of Return Stack				
Synt	ax:	[label]	POP				
Ope	rands:	None					
Ope	ration:	$(TOS) \rightarrow I$	bit buck	ət			
Statu	us Affected:	None					
Enco	oding:	0000	0000	0000	0110		
Des	cription:	return stac TOS value previous v onto the re This instru enable the the return	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.				
Wor	ds:	1					
Cycl	es:	1					
QC	Cycle Activity:						
	Q1	Q2	Q3	5	Q4		
	Decode	No operation	POP T valu		No peration		
<u>Exa</u>	<u>mple</u> :	POP GOTO	NEW				
	Before Instru TOS Stack (1	iction = level down)=	0031A 01433				
	After Instruct TOS PC	tion = =	01433 NEW	2h			

PUSH		Push Top	of Retu	urn Stac	k
Syntax:		[label]	PUSH		
Operand	ds:	None			
Operatio	on:	(PC+2) \rightarrow	TOS		
Status A	Affected:	None			
Encodin	ig:	0000	0000	0000	0101
Descript	tion:	The PC+2 the return value is pu This instru- ing a softw TOS, and return state	stack. T ushed d iction al vare sta then pu	he previ own on t lows imp ck by mo	ous TOS he stack plement- odifying
Words:		1			
Cycles:		1			
Q Cycle	e Activity:				
	Q1	Q2	Q3		Q4
C	Decode	PUSH PC+2	No		No
		onto return stack	operat	ion oj	peration
Example	<u>e</u> :		operat	ion o	peration
	<u>e</u> : ore Instru TOS PC	stack	00345 00012	Ah	peration

RCA	CALL Relative Call							
Synt	ax:	[<i>label</i>] R	CALL	n				
Ope	rands:	-1024 ≤ n	≤ 1023					
Ope	ration:	(PC) + 2 - (PC) + 2 +		PC				
Statu	us Affected:	None						
Enco	oding:	1101	1101 lnnn nnnn nnnn					
Desc	cription: ds:	1K from the return add onto the s compleme Since the to fetch the new addre instruction	Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.					
Cycl		2						
	co. Sycle Activity	-						
u U	Q1	Q2	Q	3	(Q4		
	Decode	Read literal 'n' Push PC to stack	Proce	ess	Write	to PC		
	No	No	No		1	No		
	operation	operation	operat	ion	ope	ration		
_								

Before Instruction PC = Address (HERE)

After Instruction

```
PC = Address (Jump)
TOS = Address (HERE+2)
```

RES	ET	Reset			
Synt	ax:	[label]	RESET		
Ope	rands:	None			
Ope	ration:	Reset all are affect	<u> </u>		
Statu	us Affected:	All			
Enco	oding:	0000	0000	1111	1111
Des	cription:	This instr execute a			2
Wor	ds:	1			
Cycl	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Start	No		No
		Reset	operat	ion op	peration

Example: RESET

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

RET	FIE	Return fro	om Interrup	t			
Synt	ax:	[label]	RETFIE [s]				
Ope	rands:	$s \in [0,1]$					
Operation: $(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL},$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged							
State	us Affected:	GIE/GIEH	, PEIE/GIEL				
Enco	oding:	0000	0000 00	01 000s			
Des	cription:	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).					
Wor	ds:	1					
Cycl		2					
•	cole Activity:	-					
~ ~	Q1	Q2	Q3	Q4			
	Decode	No operation	No operation	Pop PC from stack Set GIEH or GIEL			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exa</u>	<u>mple</u> :	RETFIE 1	L				
	After Interrup PC W BSR STATUS GIE/GIEH	ot 1, PEIE/GIEL	= TOS = WS = BSRS = STAT = 1				

RET	LW	Return Li	teral to W					
Synt	ax:	[label]	RETLW k					
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$					
Ope	ration:		$k \rightarrow W,$ (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged					
Status Affected:		None	None					
Enco	oding:	0000	1100 kk	kk kkkk				
Des	cription:	'k'. The profession of the from the to address).	ogram count	ck (the return dress latch				
Wor	ds:	1						
Cycl	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'k'	Process Data	Pop PC from stack, Write to W				
	No operation	No operation	No operation	No operation				
<u>Exa</u>	nple: Call Table	; W conta: ; offset v ; W now ha ; table va	value as					
TABI		· W - off						

АВ	니다			
	ADDWF	PCL	;	W = offset
	RETLW	k0	;	Begin table
	RETLW	k1	;	
	:			
	:			
	RETLW	kn	;	End of table

Before Instruction

W = 0x07

After Instruction

```
W = value of kn
```

RET	URN	Return from Subroutine				
Synt	ax:	[label]	RETUR	N [s]		
Ope	rands:	s ∈ [0,1]				
Ope	ration:	h: $(TOS) \rightarrow PC,$ if $s = 1$ $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged				
Status Affected: None						
Enco	oding:	0000	0000	0001	L 001s	
Description: Return from subroutine. The state is popped and the top of the state (TOS) is loaded into the program counter. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, Status and BSR. If 's' = 0, no update of these registers occurs (default).					program ntents of S, e loaded registers, $t^2 = 0$, no	
Wor	ds:	1				
Cycl	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	No operation	Proce Dat		Pop PC from stack	
	No operation	No operation	No opera		No operation	

Example: RETURN

After Interrupt PC = TOS

Syntax:	[label]	RLCF	f [,d [,a]	1
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$. [, . [,]	,
Operation:	(f <n>) ightarrow (f<7>) ightarrow (C) ightarrow de</n>	C,	l>,	
Status Affected:	C, N, Z			
Encoding:	0011	01da	ffff	ffff
	rotated on the Carry is placed is stored (default). Bank will the BSR bank will	flag. If 'd in W. If 'c back in re If 'a' is '0 be select value. If 'a be select	' is '0', th egister 'f' ', the Ac ed, over a' = 1, th ed as pe	he resu he resu cess riding hen the
	BSR valu		ster f]•_]
Words:			-]•
			-]•
Cycles:	C ◀ 1		-]•
	C ◀ 1		ster f] -
Cycles: Q Cycle Activity:	1 1	- regis	ster f	Q4 rite to tination
Cycles: Q Cycle Activity: Q1	C 1 1 Q2 Read	Q3 Process	ster f s Wi dest	rite to

After Instruction

W

С

REG = 1110 0110

= 1

= 1100 1100

RLN	ICF	Rotate Lo	eft f (no car	ry)				
Synt	ax:	[label]	RLNCF f	[,d [,a]]				
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5					
Ope	ration:	$(f) \rightarrow$ $(f<7>) \rightarrow$	dest <n+1>, dest<0></n+1>					
Statu	us Affected:	N, Z						
Enco	oding:	0100	0100 01da ffff ffff					
Desi	cription:	rotated or the result the result 'f' (defaul Bank will the BSR bank will	The contents of register 'f' are rotated one bit to the left. If 'd' is '0,' the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).					
Wor	ds:	1						
Cycl	es:	1						
QC	Cycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	Write to destination				
<u>Exa</u>	<u>mple</u> :	RLNCF	REG, 1,	0				
	Before Instru REG		011					
After Instruction REG = 0101 0111								

RRCF	Rotate Ri	ght f th	rough C	arry
Syntax:	[label]	RRCF	f [,d [,a]]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f < n >) \rightarrow 0$ $(f < 0 >) \rightarrow 0$ $(C) \rightarrow des$	C,	l>,	
Status Affected:	C, N, Z			
Encoding:	0011	00da	ffff	ffff
	the Carry is placed i is placed I (default). I Bank will I the BSR v bank will b BSR value	n W. If 'o back in i If 'a' is 'o be selec value. If be selec e (defau	d' is '1', t register ' o', the Ac ted, ove 'a' is '1', ted as pe	he result f' ccess rriding then the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	5	Q4
Decode	Read register 'f'	Proce Data		Vrite to stination
Example:	RRCF	REG,	0, 0	
Before Instru	iction			

Before Instruction						
REG	=	1110	0110			
С	=	0				
After Instruction						
REG	=	1110	0110			
W	=	0111	0011			
С	=	0				

RRNCF	Rotate Ri	ight f (no ca	rry)	SET	F	Set f		
Syntax:	[label] RRNCF f [,d [,a]]		Synt	ax:	[<i>label</i>] Si	TF f[,a]		
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	5		Ope	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]	
	a ∈ [0,1]			Ope	ation:	$FFh\tof$		
Operation:	$(f < n >) \rightarrow (f < 0) \rightarrow (f < 0 >) \rightarrow (f < 0) \rightarrow (f < 0) \rightarrow (f < 0) \rightarrow (f < 0)$	dest <n-1>, dest<7></n-1>		Statu	s Affected:	None		
Status Affected:	N, Z			Enco	ding:	0110	100a ffi	f ffff
Encoding:	0100	00da ff	ff ffff	Desc	ription:		nts of the spo	
Description:'						register are set to FFh. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).		
		' (default). If ' ank will be se		Word	ls:	1		
		the BSR val		Cycl	es:	1		
		he bank will b		QC	ycle Activity			
	as per the	BSR value		1	Q1	Q2	Q3	Q4
		 registe 	rf 🕨		Decode	Read register 'f'	Process Data	Write register 'f'
Words:	1							
Cycles:	1			<u>Exar</u>	nple:	SETF	REG,1	
Q Cycle Activity:					Before Instru REG	uction = 0x5A		
Q1	Q2	Q3	Q4		After Instruc			
Decode	Read register 'f'	Process Data	Write to destination		REG	= 0xFF		
Example 1:	RRNCF	REG, 1, 0						
Before Instru								
REG After Instruct	= 1101 (0111						
REG	= 1110 1	1011						
Example 2:	RRNCF	REG, 0, 0						
Before Instru	iction							
W REG	= ? = 1101 (0111						
After Instruct		~						
W REG	= 1110 1 = 1101 0							

SLE	EP	Enter Sle	ep moo	de	
Synt	ax:	[label]	SLEEP		
Ope	rands:	None			
Ope	ration:	$\begin{array}{l} 00h \rightarrow W \\ 0 \rightarrow WDT \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$		aler,	
Statu	us Affected:	TO, PD			
Enco	oding:	0000	0000	0000	0011
Des	cription:	The Power cleared. (TO) is se its postsc The proce mode with	The Time et. Watch aler are essor is	e-out sta hdog Tin cleared. put into	itus bit ner and Sleep
Wor	ds:	1			
Cycl	es:	1			
QC	Cycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	No operation	Proces Data		Go to SLEEP
<u>Exar</u>	<u>mple</u> :	SLEEP			
Before Instruction $\frac{\overline{TO}}{\overline{PD}} = ?$					
	After Instruct TO = PD =	tion 1 † 0			
† If	WDT cause	s wake-up. th	nis bit is	cleared.	

† If WDT causes wake-up, this bit is cleared.

SUBFWP	ŝ	Subtract	f from	W wi	th borrow
Syntax:	[label]	SUBFW	/B f	[,d [,a]]
Operands:	c	$0 \le f \le 25$ $I \in [0,1]$ $a \in [0,1]$	5		
Operation:	(W) – (f) ·	$-$ (\overline{C}) \rightarrow	dest	
Status Affected:	١	I, OV, C	DC, Z		
Encoding:	Γ	0101	01da	fff	f ffff
Description:	() r s :: : : : : : : : : : : : : : : : :	borrow) f nethod). stored in ' stored in s '0', the selected, value. If 'a	from W If 'd' is ' W. If 'd' register Access overridin a' is '1', 1	(2's c 0', the is '1', 'f' (de Bank ng the then t	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	1	Q2	Q3		Q4
Decode		Read jister 'f'	Proce Data		Write to destination
Example 1:		UBFWB	REG,		
Before Instru			REG,	1, 0	
REG W	=	3 2			
C After Instruct	= tion	1			
REG	=	FF			
W C	=	2 0			
ZN	=	0 1 : re	sult is ne	aative	ġ
Example 2:		UBFWB	REG,	0	-
Before Instru	ictio	n			
REG	=	2			
W C	=	5 1			
After Instruct		0			
REG W	=	2 3			
C Z	=	1 0			
N	=	0 ; re	sult is po	sitive	
Example 3:	S	UBFWB	REG,	1, 0	
Before Instru					
REG W	=	1 2			
C After Instruct	= tion	0			
REG	=	0			
W C	=	2 1			
Z N	=	1 ; re 0	sult is ze	ro	
		-			

SUBLW	Subtract	W from lite	ral
Syntax:	[label]	SUBLW k	
Operands:	$0 \le k \le 2$	55	
Operation:	k – (W) –	\rightarrow W	
Status Affected:	N, OV, C	, DC, Z	
Encoding:	0000	1000 kkł	kk kkkk
Description:		tracted from t The result is	
Words:	1		
Cycles:	1		
Q Cycle Activity	:		
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W
	1	0x02	I
Example 1: Before Instr		JX02	
W =	1		
C = After Instruc	?		
W = C = Z = N =	1	is positive	
Example 2:	SUBLW	0x02	
Before Instr W = C =	uction 2 ?		
After Instruc	tion		
W = C = Z = N =	0 1 ; result is 1 0	zero	
Example 3:	SUBLW	0x02	
Before Instr W =	3		
C = After Instruc	? tion		
W = C = Z = N =	FF ; (2's cor	nplement) negative	

SUBWF Subtract W from f						
Syntax:	[label]	SUBWF f[,	d [,a]]			
Operands:	d ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) – (W)	\rightarrow dest				
Status Affected:	N, OV, C	C, DC, Z				
Encoding:	0101	11da ffi	ff ffff			
Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).					
Words:	1		. ,			
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example 1: Before Instru REG W C After Instruct REG	= 3 = 2 = ?	REG, 1, 0				
W C Z N	= 2 = 1 ; = 0 = 0	result is positiv	е			
Example 2:	SUBWF	REG, 0, 0				
Before Instruction $\begin{array}{rcrcr} REG &=& 2\\ W &=& 2\\ C &=& ?\\\end{array}$ After Instruction $\begin{array}{rcrcr} REG &=& 2\\ W &=& 0\\ C &=& 1\\ Z &=& 1\\\end{array}$; result is zero $\begin{array}{rcrcr} Z &=& 1\\ Z &=& 1\\ \end{array}$						
Example 3:	N = 0 Example 3: SUBWF REG, 1, 0					
Example 3. Before Instru REG W C After Instruct REG W C Z N	uction = 1 = 2 = ? tion = FFh ;(; = 2	2's complement				

SUBWFB	Sı	ubtract \	N from f wit	h Borrow		
Syntax:	[/	abel] S	UBWFB f[,d [,a]]		
Operands:		$0 \le f \le 255$				
		∈ [0,1] ∈ [0,1]				
Operation:			$(\overline{C}) \rightarrow dest$			
Status Affected:	. ,	OV, C, I	. ,			
Encoding:		0101	10da fff	f ffff		
Description:						
Loconpriori	ro m sto 'a' se 'a' se	Subtract W and the Carry flag (bor- row) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).				
Words:	1	,				
Cycles:	1					
Q Cycle Activit	y:					
Q1		Q2	Q3	Q4		
Decode		Read gister 'f'	Process Data	Write to destination		
				destination		
Example 1:		SUBWFB	REG, 1, 0			
Before Inst REG	ructio =	n 0x19	(0001 10	01)		
W C	=	0x0D 1	(0000 11)			
After Instru						
REG W	=	0x0C 0x0D	(0000 10) (0000 11)			
C Z	=	1 0	(0000 11)	01)		
Ň	=	0	; result is p	ositive		
Example 2:	S	SUBWFB	REG, 0, 0			
Before Inst			(0001 10)			
REG W	=	0x1B 0x1A	(0001 10) (0001 10)			
C After Instru	= ction	0				
REG	=	0x1B	(0001 10	11)		
W C	=	0x00 1				
Z N	=	1 0	; result is ze	ero		
Example 3:	2	SUBWFB	REG, 1, 0			
Before Inst	ructio	n				
REG W	=	0x03 0x0E	(0000 003	11) 01)		
C After Instru	=	1	(1100 11)	- /		
REG	=	0xF5	(1111 01)	00)		
W	=	0x0E	; [2's comp]			
C Z	=	0	(1100 11)	- /		
Ň	=	1	; result is n	egative		

SWA	\PF	Swap f		
Synt	ax:	[label] S	SWAPF f[,d	l [,a]]
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5	
Ope	ration:	• •	→ dest<7:4>,→ dest<3:0>	
Statu	us Affected:	None		
Enco	oding:	0011	10da ffi	ff ffff
Des	cription:	register 'f' '0', the res '1', the res (default). I Bank will I the BSR v bank will b	and lower n are exchang sult is placed sult is placed f 'a' is '0', the pe selected, o alue. If 'a' is pe selected a e (default).	ed. If 'd' is in W. If 'd' is in register 'f' e Access overriding '1', then the
Wor	ds:	1		
Cycl	es:	1		
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination
<u>Exa</u>	<u>mple</u> : Before Instru REG After Instruct REG	iction = 0x53	REG, 1, 0	

Table Rea	d			
[label]	TBLRD (*; *+; *-; +	-*)	
None				
if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT;				
None				
0000	0000	0000	10nn nn=0 * =1 *+ =2 *- =3 +*	
This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: • no change				
 post-dec 	crement			
1				
2				
	[<i>label</i>] None if TBLRD * (Prog Men TBLPTR – if TBLRD * (Prog Men (TBLPTR)) if TBLRD * (Prog Men (TBLPTR)) (Prog Men (TBLPTR) (Prog Men (TBLPT (Prog Men (TBLPT (Prog Men (TBLPTR) (Prog Men (TBLPTR) (Prog Men (TBLPT (Prog Men (TBLPTR) (Prog M	None if TBLRD *, (Prog Mem (TBLPT TBLPTR – No Char if TBLRD *+, (Prog Mem (TBLPT (TBLPTR) + 1 \rightarrow TE if TBLRD *-, (Prog Mem (TBLPT (TBLPTR) – 1 \rightarrow TE if TBLRD +*, (TBLPTR) + 1 \rightarrow TE (Prog Mem (TBLPT *) One O000 0000 This instruction is us contents of Program address the program called Table Pointer The TBLPTR (a 21- to each byte in the p TBLPTR has a 2-MI range. TBLPTR[0] = 0: TBLPTR[0] = 1: The TBLRD instructiv value of TBLPTR as • no change • post-increment • pre-increment 1	[<i>label</i>] TBLRD (*; *+; *-; + None if TBLRD *, (Prog Mem (TBLPTR)) → TAB TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) → TAB (TBLPTR) + 1 → TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) → TAB (TBLPTR) - 1 → TBLPTR; if TBLRD +*, (TBLPTR) + 1 → TBLPTR; (Prog Mem (TBLPTR)) → TAB (Prog Mem (TBLPTR)) → TAB (TBLPTR) + 1 → TBLPTR; (Prog Mem (TBLPTR)) → TAB (D000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 TABLPTR (a 21-bit pointer to each byte in the program memory, called Table Pointer (TBLPTR) The TBLPTR (a 21-bit pointer to each byte in the program m TBLPTR has a 2-Mbyte addres range. TBLPTR[0] = 0: Least Sig Byte of P Memory V TBLPTR[0] = 1: Most Sigu Byte of P Memory V TBLPTR[0] = 1: Most Sigu Byte of P Memory V	

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD **Table Read (Continued)** TBLRD *+ ; Example1: Before Instruction TABLAT 0x55 = TBLPTR = 0x00A356 MEMORY(0x00A356) = 0x34 After Instruction TABLAT 0x34 = 0x00A357 TBLPTR = Example2: TBLRD +* ; Before Instruction TABLAT 0xAA = TBLPTR = MEMORY(0x01A357) = MEMORY(0x01A358) = 0x01A357 0x12 0x34 After Instruction TABLAT TBLPTR = 0x34 0x01A358 =

TBLWT	Table Write				
Syntax:	[<i>label</i>] TBLWT (*; *+; *-; +*)				
Operands:	None				
Operation:	None if TBLWT*, (TABLAT) \rightarrow Holding Register; TBLPTR – No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register; (TBLPTR) – 1 \rightarrow TBLPTR; if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR; (TABLAT) \rightarrow Holding Register;				
Status Affected:	None				
Encoding:	0000 0000 0000 11nn nn=0 * =1 *+ =2 *- =3 +*				
Description:	TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 5.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MBtye address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0:Least Significant Byte of Program Memory Word				
	TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement				
	• pre-increment				

• pre-increment

TBLWT Table Write (Continued)

Words: 1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register)

Example1:	TBLWT	*+

Before Instr TABLAT TBLPTF	- R	=	0x55 0x00A356
HOLDIN (0x00A3	NG REGISTER 356)	=	0xFF
After Instruc	ctions (table w	rite c	ompletion)
TABLAT	-	=	0x55
TBLPTF		=	0x00A357
	IG REGISTER		
(0x00A3	356)	=	0x55
Example 2:	TBLWT	+*;	
Before Instr	uction		
		=	0x34
Before Instr TABLAT TBLPTF	-	= =	0x34 0x01389A
TABLAT TBLPTF HOLDIN	R NG REGISTER		•••••
TABLAT TBLPTF HOLDIN (0x0138	- R NG REGISTER 89A)		•••••
TABLAT TBLPTF HOLDIN (0x0138 HOLDIN	- NG REGISTER 39A) NG REGISTER	=	0x01389A 0xFF
TABLAT TBLPTF HOLDIN (0x0138 HOLDIN (0x0138	- NG REGISTER 19A) NG REGISTER 19B)	= = =	0x01389A 0xFF 0xFF
TABLAT TBLPTF HOLDIN (0x0138 HOLDIN (0x0138	- NG REGISTER 39A) NG REGISTER	= = =	0x01389A 0xFF 0xFF
TABLAT TBLPTF HOLDIN (0x0138 HOLDIN (0x0138	- NG REGISTER 19A) NG REGISTER 19B) ction (table wr	= = =	0x01389A 0xFF 0xFF
TABLAT TBLPTF HOLDIN (0x0138 HOLDIN (0x0138 After Instruc TABLAT TBLPTF	NG REGISTER NG REGISTER NG REGISTER 39B) Ction (table wr	= = =	0x01389A 0xFF 0xFF mpletion)
TABLAT TBLPTF HOLDIN (0x0138 HOLDIN (0x0138 After Instruct TABLAT TBLPTF HOLDIN (0x0138	A NG REGISTER NG REGISTER 1980) Ction (table wr Ction (table wr NG REGISTER	= = ite co =	0x01389A 0xFF 0xFF mpletion) 0x34

тѕт	FSZ	Test f, ski	Test f, skip if 0						
Synt	ax:	[label] T	[label] TSTFSZ f[,a]						
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]							
Ope	ration:	skip if f = 0	C						
Statu	us Affected:	None							
Enco	oding:	0110	011a	ffff	ffff				
Des	cription:	If $f' = 0$, th fetched du instruction and a NOP a two-cycl the Access overriding '1', then th as per the	ring the execut is exec e instru s Bank the BS he bank	e current ion is dis uted, ma ction. If 'a will be se R value. will be se	carded king this a' is '0', elected, lf 'a' is elected				
Wor	ds:	1							
Cycl	es:	1(2) Note: 3 c by a		skip and d instruct					
QC	Cycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Proce Data		No peration				
lf sł	kip:	regiotor i	Duit	~ °P					
	Q1	Q2	Q3	3	Q4				
	No	No	No		No				
	operation	operation	operat		peration				
It sł	kip and follow	-	_		04				
	Q1 No	Q2 No	Q3 No		Q4 No				
	operation	operation	operat		beration				
	No	No	No		No				
	operation	operation	operat	ion op	peration				
<u>Exa</u>	<u>mple</u> :	HERE T NZERO ZERO		CNT, 1					
	Before Instru PC		6 (HERE	:)					
	After Instruct If CNT PC If CNT PC	= 0x00, = Address ≠ 0x00,	S (ZERC						

XORLW Exclusive OR literal with W									
Syntax:	[label]	[label] XORLW k							
Operands:	$0 \le k \le 2$	55							
Operation:	IOX. (W)	$R. k \to W$	1						
Status Affected:	N, Z								
Encoding:	0000	0000 1010 kkkk kkkk							
Description:	The cont with the a is placed	8-bit liter							
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read Process Write to literal 'k' Data								

Example: XORLW 0xAF

Before Instruction W = 0xB5

After Instruction

W = 0x1A

XORWF	Exclusive OR W with f								
Syntax:	[label]	XORWF	f [,	,d [,a	a]]				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]								
Operation:	(W) .XOR	. (f) \rightarrow d	est						
Status Affected:	N, Z								
Encoding:	0001	10da	fff	f	ffff				
Description:	with regist is stored i is stored b (default). Bank will the BSR v	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the							
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3	3		Q4				
Decode	Read register 'f'	Proce Data			/rite to stination				
Example:	XORWF	REG, 1,	0						
Before Instru REG W	ction = 0xAF = 0xB5								
After Instruct REG W	ion = 0x1A = 0xB5								

26.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

26.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

26.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

26.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

26.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

26.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

26.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

26.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

26.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

26.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

26.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP[™] cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

26.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

26.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

26.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

26.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

26.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

26.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

26.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

26.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

26.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

26.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

26.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

26.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits. NOTES:

27.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)


Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +5.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	

Note 1: Power dissipation is calculated as follows:


 $\mathsf{Pdis} = \mathsf{VDD} \ \mathsf{x} \ \{\mathsf{IDD} - \sum \mathsf{IOH}\} + \sum \{(\mathsf{VDD} - \mathsf{VOH}) \ \mathsf{x} \ \mathsf{IOH}\} + \sum (\mathsf{VOI} \ \mathsf{x} \ \mathsf{IOL})$


2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.









27.1 DC Characteristics: Supply Voltage PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial)

PIC18L (Ind	FXX8X ustrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC18F (Ind	XX8X ustrial, Ex	tended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions		
D001	Vdd	Supply Voltage							
		PIC18LFXX8X	2.0	_	5.5	V	HS, XT, RC and LP Oscillator mode		
		PIC18FXX8X	4.2	_	5.5	V			
D001A	AVdd	Analog Supply Voltage	Vdd - 0.3	_	VDD + 0.3	V			
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	_	—	V			
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	_	0.7	V	See section on Power-on Reset for details		
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05		_	V/ms	See section on Power-on Reset for details		
D005	VBOR	Brown-out Reset Volta	ge			_			
		BORV1:BORV0 = 11	1.96		2.18	V			
		BORV1:BORV0 = 10	2.64	_	2.92	V			
		BORV1:BORV0 = 01	4.11	_	4.55	V			
		BORV1:BORV0 = 00	4.41		4.87	V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

27.2 DC Characteristics: Power-down and Supply Current PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial)

PIC18LF (Indu	FXX8X Istrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18FX (Indu	(X8X Istrial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param. No.	Device	Тур	Max	Units	Conditions				
	Power-down Current (I	PD) ⁽¹⁾							
D020	PIC18LFXX8X	0.2	1	μΑ	-40°C				
		0.2	1	μΑ	+25°C	VDD = 2.0V, (Sleep mode)			
		5.0	10	μΑ	+85°C	(Olcep mode)			
D020A	PIC18LFXX8X	0.4	1	μΑ	-40°C				
		0.4	1	μΑ	+25°C	VDD = 3.0V, (Sleep mode)			
		3.0	18	μΑ	+85°C	(Sleep mode)			
D020B	All devices	0.7	2	μΑ	-40°C				
			2	μΑ	+25°C	VDD = 5.0V, (Sleep mode)			
		15.0	32	μΑ	+85°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

27.2 DC Characteristics: Power-down and Supply Current PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial) (Continued)

PIC18LF (Indu	FXX8X ustrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18FX (Indu	(X8X ustrial, Extended)			erating peratu	re -40°C ≤ T	nless otherwise $\overline{A} \le +85^{\circ}C$ for ind $\overline{A} \le +125^{\circ}C$ for each $\overline{A} \le +125^{\circ}C$ for each $\overline{A} \ge +125^{\circ}C$ for each $\overline{A} \ge -125^{\circ}C$ for each $\overline{A} \ge -125^{\circ}C$ for each $\overline{A} \ge -125^{\circ}C$ for $\overline{A} \ge -125^{\circ}C$	lustrial		
Param. No.	Device	Тур	Max	Units		ions			
	Supply Current (IDD) ^{(2,3}	5)							
D010	PIC18LFXX8X	500	500	μΑ	-40°C				
		300	500	μΑ	+25°C	VDD = 2.0V			
		850	1000	μΑ	+85°C				
	PIC18LFXX8X	500	900	μΑ	-40°C				
		500	900	μΑ	+25°C	VDD = 3.0V	Fosc = 1 MHz, EC oscillator		
		1	1.5	mA	+85°C				
	All devices	1	2	mA	-40°C				
		1	2	mA	+25°C	VDD = 5.0V			
		1.3	3	mA	+85°C				
	PIC18LFXX8X	1	2	mA	-40°C				
		1	2	mA	+25°C	VDD = 2.0V			
		1.5	2.5	mA	+85°C				
	PIC18LFXX8X	1.5	2	mA	-40°C				
		1.5	2	mA	+25°C	VDD = 3.0V	FOSC = 4 MHz, EC oscillator		
		2	2.5	mA	+85°C				
	All devices	3	5	mA	-40°C				
		3	5	mA	+25°C	VDD = 5.0V			
		4	6	mA	+85°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

27.2 DC Characteristics: Power-down and Supply Current PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial) (Continued)

PIC18LF (Indu	FXX8X Istrial)		-	erating	•	nless otherwise $F_A \leq +85^{\circ}C$ for ind	-		
PIC18FX (Indu	(X8X Istrial, Extended)			erating peratur	re -40°C ≤ T	nless otherwise $FA \le +85^{\circ}C$ for ind $FA \le +125^{\circ}C$ for e	lustrial		
Param. No.	Device	Тур	Max	Units		Conditions			
	Supply Current (IDD) ^{(2,3}	i)							
	PIC18FXX8X	13	27	mA	-40°C				
		15	27	mA	+25°C	VDD = 4.2V			
		19	29	mA	+85°C		Fosc = 25 MHz,		
	PIC18FXX8X	17	31	mA	-40°C		EC oscillator		
		21	31	mA	+25°C	VDD = 5.0V			
		23	34	mA	+85°C				
	PIC18FXX8X	20	34	mA	-40°C	_			
		24	34	mA	+25°C	VDD = 4.2V			
		29	44	mA	+85°C		Fosc = 40 MHz,		
	PIC18FXX8X	28	46	mA	-40°C	_	EC oscillator		
		33	46	mA	+25°C	VDD = 5.0V			
		40	51	mA	+85°C				
D014	PIC18LFXX8X	27	45	μA	-10°C	-			
		30	50	μA	+25°C	VDD = 2.0V			
		32	54	μA	+70°C				
	PIC18LFXX8X	33	55	μA	-10°C	VDD = 3.0V	Fosc = 32 kHz,		
		36	60	μA	+25°C		Timer1 as clock		
		39	65	μA	+70°C				
	All devices	75	125	μA	-10°C				
		90	150	μA	+25°C	VDD = 5.0V			
		113	188	μA	+70°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in $k\Omega$.

27.2 DC Characteristics: Power-down and Supply Current PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial) (Continued)

PIC18LFXX8X (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18FX (Indu	X8X strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param. No.	Device	Тур	Max	Units		Condit	ions				
Module Differential Currents (ΔΙωDT, ΔΙΒΟR, ΔΙLVD, ΔΙΟSCB, ΔΙΑD)											
D022	Watchdog Timer	<1	1.5	μA	-40°C						
(∆IWDT)		<1	2	μA	+25°C		VDD = 2.0V				
		5	20	μΑ	+85°C						
		3	10	μΑ	-40°C						
		3	20	μΑ	+25°C		VDD = 3.0V				
		10	35	μΑ	+85°C						
		12	25	μΑ	-40°C	Vdd = 5.0V					
		15	35	μΑ	+25°C						
		20	50	μΑ	+85°C						
D022A	Brown-out Reset	55	115	μΑ	-40°C to +85°C		VDD = 3.0V				
$(\Delta IBOR)$		105	175	μΑ	-40°C to +85°C		VDD = 5.0V				
D022B	Low-Voltage Detect	45	125	μΑ	-40°C to +85°C		VDD = 2.0V				
(∆ILVD)		45	150	μΑ	-40°C to +85°C		VDD = 3.0V				
		45	225	μΑ	-40°C to +85°C		VDD = 5.0V				
D025	Timer1 Oscillator	20	27	μΑ	-10°C						
(Δ IOSCB)		20	30	μΑ	+25°C	VDD = 2.0V	32 kHz on Timer1				
		25	35	μΑ	+70°C						
		22	60	μΑ	-10°C						
		22	65	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1				
		25	75	μΑ	+70°C						
		30	75	μΑ	-10°C						
		30	85	μΑ	+25°C	VDD = 5.0V	32 kHz on Timer1				
		35	100	μΑ	+70°C						
D026	A/D Converter	<1	2	μΑ	+25°C	VDD = 2.0V					
(Δ IAD)		<1	2	μΑ	+25°C	VDD = 3.0V	A/D on, not converting				
		<1	2	μA	+25°C	VDD = 5.0V					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

27.3 DC Characteristics: PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise state Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended				
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 4.5V	
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$	
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V		
D032		MCLR	Vss	0.2 Vdd	V		
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3 Vdd	V		
D033		OSC1 (in RC and EC mode) ⁽¹⁾	Vss	0.2 Vdd	V		
	Viн	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	0.25 Vdd + 0.8V	Vdd	V	Vdd < 4.5V	
D040A			2.0	Vdd	V	$4.5V \le VDD \le 5.5V$	
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V		
D042		MCLR, OSC1 (EC mode)	0.8 Vdd	Vdd	V		
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	0.7 Vdd	Vdd	V		
D043		OSC1 (RC mode) ⁽¹⁾	0.9 Vdd	Vdd	V		
	lı∟	Input Leakage Current ^(2,3)					
D060		I/O ports	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance	
D061		MCLR		±5	μA	$Vss \leq VPIN \leq VDD$	
D063		OSC1		±5	μA	$Vss \leq VPIN \leq VDD$	
	IPU	Weak Pull-up Current					
D070	IPURB	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS	

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

27.3 DC Characteristics: PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial) (Continued)

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions			
	Vol	Output Low Voltage							
D080		I/O ports	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C			
D080A			—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C			
D083		OSC2/CLKO (RC mode)	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C			
D083A			—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C			
	Voн	Output High Voltage ⁽³⁾							
D090		I/O ports	Vdd - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C			
D090A			Vdd - 0.7	—	V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С			
D092		OSC2/CLKO (RC mode)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С			
D092A			Vdd - 0.7	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С			
D150	Vod	Open-Drain High Voltage	_	8.5	V	RA4 pin			
		Capacitive Loading Specs on Output Pins							
D100 ⁽⁴⁾	Cosc2	OSC2 pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC Timing Specifications			
D102	Св	SCL, SDA	—	400	pF	In I ² C mode			

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

TABLE 27-1:	COMPARATOR SPECIFICATIONS	
-------------	---------------------------	--

Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +125°C, unless otherwise stated										
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments			
D300	VIOFF	Input Offset Voltage		± 5.0	± 10	mV				
D301	VICM	Input Common Mode Voltage	0		Vdd - 1.5	V				
D302	CMRR	Common Mode Rejection Ratio	55			dB				
300 300A	TRESP	Response Time ⁽¹⁾	—	150	400 600	ns ns	PIC18FXX8X PIC18LFXX8X			
301	TMC2OV	Comparator Mode Change to Output Valid	—	—	10	μs				

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2 while the other input transitions from Vss to VDD.

TABLE 27-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating	Dperating Conditions: $3.0V < VDD < 5.5V$, $-40^{\circ}C < TA < +125^{\circ}C$, unless otherwise stated										
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments				
D310	VRES	Resolution	Vdd/24		Vdd/32	LSb					
D311	Vraa	Absolute Accuracy	_		1/4	LSb	Low Range (VRR = 1)				
			—	—	1/2	LSb	High Range (VRR = 0)				
D312	Vrur	Unit Resistor Value (R)	—	2k	—	Ω					
310	TSET	Settling Time ⁽¹⁾	—		10	μs					

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

FIGURE 27-4: LOW-VOLTAGE DETECT CHARACTERISTICS




TABLE 27-3: LOW-VOLTAGE DETECT CHARACTERISTICS

				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)}\\ \mbox{Operating temperature } -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +85^{\circ}\mbox{C for industrial}\\ -40^{\circ}\mbox{C} \leq T\mbox{A} \leq +125^{\circ}\mbox{C for extended} \end{array}$							
Param No.	Symbol	Character	istic	Min	Тур†	Max	Units	Conditions			
D420		LVD Voltage on	LVV = 0000	_	_	_	V				
		VDD transition high	LVV = 0001	1.96	2.06	2.16	V				
		to low	LVV = 0010	2.16	2.27	2.38	V				
			LVV = 0011	2.35	2.47	2.59	V				
			LVV = 0100	2.46	2.58	2.71	V				
			LVV = 0101	2.64	2.78	2.92	V				
			LVV = 0110	2.75	2.89	3.03	V				
			LVV = 0111	2.95	3.1	3.26	V				
			LVV = 1000	3.24	3.41	3.58	V				
			LVV = 1001	3.43	3.61	3.79	V				
			LVV = 1010	3.53	3.72	3.91	V				
			LVV = 1011	3.72	3.92	4.12	V				
			LVV = 1100	3.92	4.13	4.33	V				
			LVV = 1101	4.11	4.33	4.55	V				
			LVV = 1110	4.41	4.64	4.87	V				
D423	Vbg	Band Gap Referenc Value	e Voltage		1.22		V				

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

DC Characteristics			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Sym	Characteristic	Min	Тур†	Max	Conditions		
		Internal Program Memory Programming Specifications (Note 1)						
D110	Vpp	Voltage on MCLR/VPP pin	9.00	—	13.25	V	(Note 2)	
D112	IPP	Current into MCLR/VPP pin	_	—	5	μA		
D113	IDDP	Supply Current during Programming	—	—	10	mA		
		Data EEPROM Memory						
D120	ED	Cell Endurance	100K	1M	—	E/W	-40°C to +85°C	
D120A	ED	Cell Endurance	10K	100K		E/W	+85°C to +125°C	
D121	Vdrw	VDD for Read/Write	VMIN	—	5.5	V	Using EECON to read/write, VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write Cycle Time	_	4		ms		
D123	TRETD	Characteristic Retention	40	_		Year	-40°C to +85°C (Note 3)	
D123A	TRETD	Characteristic Retention	100	—		Year	25°C (Note 3)	
		Program Flash Memory						
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C	
D130A	Eр	Cell Endurance	1000	10K	—	E/W	+85°C to +125°C	
D131	Vpr	VDD for Read	VMIN	—	5.5	V	Vмın = Minimum operating voltage	
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP port	
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port	
D132B	Vpew	VDD for Self-timed Write	VMIN	—	5.5	V	VMIN = Minimum operating voltage	
D133	TIE	ICSP Block Erase Cycle Time	—	5	—	ms	VDD > 4.5V	
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	—	_	ms	Vdd > 4.5V	
D133A	Tiw	Self-timed Write Cycle Time	—	2.5	—	ms		
D134	TRETD	Characteristic Retention	40	—	—	Year	-40°C to +85°C (Note 3)	
D134A	TRETD	Characteristic Retention	100	—	—	Year	25°C (Note 3)	

TABLE 27-4: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications are for programming the on-chip program memory through the use of table write instructions.

2: The pin may be kept in this range at times other than programming but it is not recommended.

3: Retention time is valid provided no other specifications are violated.

27.4 AC (Timing) Characteristics

27.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS		3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:	•	
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (high-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	specifications only)	·	
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		


27.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-5 specifies the load conditions for the timing specifications.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 27.1 and Section 27.3. LC parts operate for industrial temperatures only.

FIGURE 27-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 27-6: EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)




TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC, ECIO, -40°C to +85°C
			DC	25	MHz	EC,ECIO, -40°C to +85°C, EMA
		Oscillator Frequency ⁽¹⁾	DC	25	MHz	EC, ECIO, +85°C to +125°C
			DC	16	MHz	EC, ECIO, +85°C to +125°C, EMA
			DC	4	MHz	RC oscillator
			0.1	4	MHz	XT oscillator
			4	25	MHz	HS oscillator, -40°C to +85°C
			4	25	MHz	HS oscillator, -40°C to +85°C, EMA
			4	25	MHz	HS oscillator, +85°C to +125°C
			4	16	MHz	HS oscillator, +85°C to +125°C, EMA
			4	10	MHz	HS + PLL oscillator, -40°C to +85°C
			4	6.25	MHz	HS + PLL oscillator, +85°C to +125°C
			DC	200	kHz	LP oscillator
1	Tosc	External CLKI Period ⁽¹⁾	25		ns	EC, ECIO, -40°C to +85°C
		Oscillator Period ⁽¹⁾	40		ns	EC,ECIO, -40°C to +85°C, EMA
			40		ns	EC, ECIO, +85°C to +125°C
			62.5		ns	EC, ECIO, +85°C to +125°C, EMA
			250		ns	RC oscillator
			250	10,000	ns	XT oscillator
			40		ns	HS oscillator, -40°C to +85°C
			40		ns	HS oscillator, -40°C to +85°C, EMA
			40		ns	HS oscillator, +85°C to +125°C
			62.5		ns	HS oscillator, +85°C to +125°C, EMA
			100	250	ns	HS + PLL oscillator, -40°C to +85°C
			160	250	ns	HS + PLL oscillator, +85°C to +125°C
			5	200	μs	LP oscillator
2	Тсү	Instruction Cycle Time ⁽¹⁾	100		ns	Tcy = 4/Fosc, -40°C to +85°C
			160	—	ns	Tcy = 4/Fosc, +85°C to +125°C
3	TosL,	External Clock in (OSC1)	30		ns	XT oscillator
	TosH	High or Low Time	2.5	—	μs	LP oscillator
	TeeD		10	—	ns	HS oscillator
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	20	ns	XT oscillator LP oscillator
	1055			50 7.5	ns ns	HS oscillator

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

							/
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode
—	Fsys	On-Chip VCO System Frequency	16		40	MHz	HS mode
—	t _{rc}	PLL Start-up Time (Lock Time)	_		2	ms	
_	ΔCLK	CLKO Stability (Jitter)	-2	_	+2	%	

TABLE 27-7:	PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2 TO 5.5V)
-------------	---

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 27-7: CLKO AND I/O TIMING


Param. No.	Symbol	Characteris	stic	Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO \downarrow	OSC1 \uparrow to CLKO \downarrow		75	200	ns	(1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑		—	75	200	ns	(1)
12	ТскR	CLKO Rise Time		—	35	100	ns	(1)
13	ТскF	CLKO Fall Time		—	35	100	ns	(1)
14	TCKL2IOV	CLKO↓ to Port Out Valid		—		0.5 TCY + 20	ns	(1)
15	TюV2скH	Port In Valid before CLKO ↑		0.25 TCY + 25			ns	(1)
16	TCKH2IOI	Port In Hold after CLKO ↑		0		—	ns	(1)
17	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port 0	Dut Valid	—	50	150	ns	
18	TosH2iol	OSC1 ↑ (Q2 cycle) to Port	PIC18FXX8X	100			ns	
18A		Input Invalid (I/O in hold time)	PIC18LFXX8X	200		—	ns	
19	TIOV20sH	Port Input Valid to OSC1 ↑ (I/O in setup time)	0	_	—	ns	
20	TIOR	Port Output Rise Time	PIC18FXX8X	—	10	25	ns	
20A			PIC18LFXX8X	—	_	60	ns	
21	TIOF	Port Output Fall Time	PIC18FXX8X	—	10	25	ns	
21A			PIC18LFXX8X	—		60	ns	
22†	TINP	INT pin High or Low Time	•	Тсү	—	—	ns	
23†	Trbp	RB7:RB4 Change INT High	RB7:RB4 Change INT High or Low Time		—	—	ns	
24†	TRCP	RC7:RC4 Change INT High	or Low Time	20			ns	

TABLE 27-8: CLKO AND I/O TIMING REQUIREMENTS

† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

FIGURE 27-8: PROGRAM MEMORY READ TIMING DIAGRAM




Param. No	Symbol	Characteristics	Min	Тур	Max	Units
150	TADV2ALL	Address Out Valid to ALE \downarrow (address setup time)	0.25 Tcy – 10		—	ns
151	TalL2adl	ALE \downarrow to Address Out Invalid (address hold time)	5	_	—	ns
155	TALL2OEL	ALE \downarrow to $\overline{OE} \downarrow$	10	0.125 Tcy	—	ns
160	TADZ2OEL	AD High-Z to $\overline{OE} \downarrow$ (bus release to \overline{OE})	0		—	ns
161	TOEH2ADD	OE ↑ to AD Driven	0.125 Tcy – 5	_	—	ns
162	TADV20EH	LS Data Valid before \overline{OE} \uparrow (data setup time)	20	_	—	ns
163	TOEH2ADL	\overline{OE} \uparrow to Data In Invalid (data hold time)	0	_	—	ns
164	TALH2ALL	ALE Pulse Width	—	0.25 TCY	—	ns
165	Toel2oeh	OE Pulse Width	0.5 Tcy – 5	0.5 TCY	—	ns
166	TalH2alH	ALE \uparrow to ALE \uparrow (cycle time)	—	1 Tcy	—	ns
167	TACC	Address Valid to Data Valid	0.75 Tcy – 25		—	ns
168	Toe	$\overline{OE}\downarrow$ to Data Valid			0.5 TCY – 25	ns
169	TALL2OEH	ALE ↓ to OE ↑	0.625 Tcy – 10	_	0.625 Tcy + 10	ns
171	TALH2CSL	Chip Select Active to ALE \downarrow	—	_	10	ns
171A	TUBL20EH	AD Valid to Chip Select Active	0.25 Tcy – 20	-		ns

TABLE 27-9:PROGRAM MEMORY READ TIMING REQUIREMENTS (VDD = 4.2 TO 5.5V)




PROGRAM MEMORY WRITE TIMING DIAGRAM



Param. No.	Symbol	Characteristics	Min	Тур	Max	Units
150	TADV2ALL	Address Out Valid to ALE \downarrow (address setup time)	0.25 Tcy – 10	—	_	ns
151	TALL2ADL	ALE \downarrow to Address Out Invalid (address hold time)	5	—	_	ns
153	TwrH2adl	WRn \uparrow to Data Out Invalid (data hold time)	5	—	Ι	ns
154	TwrL	WRn Pulse Width	0.5 TCY – 5	0.5 TCY	Ι	ns
156	TadV2wrH	Data Valid before WRn \uparrow (data setup time)	0.5 Tcy – 10	—	Ι	ns
157	TBSV2WRL	Byte Select Valid before WRn \downarrow (byte select setup time)	0.25 TCY	—	Ι	ns
157A	TwrH2bsI	WRn \uparrow to Byte Select Invalid (byte select hold time)	0.125 TCY – 5	—	_	ns
166	TALH2ALH	ALE \uparrow to ALE \uparrow (cycle time)	—	0.25 TCY	_	ns
171	TALH2CSL	Chip Enable Active to ALE \downarrow	—	—	10	ns
171A	TUBL20EH	AD Valid to Chip Enable Active	0.25 TCY – 20	—	_	ns

TABLE 27-10: PROGRAM MEMORY WRITE TIMING REQUIREMENTS (VDD = 4.2 TO 5.5V)

FIGURE 27-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING









TABLE 27-11: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2	_		μs	
31	Twdt	Watchdog Timer Time-out Period (No Postscaler)	7	18	33	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power up Timer Period	28	72	132	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200	_	—	μs	$VDD \le BVDD$ (see)
36	TIVRST	Time for Internal Reference Voltage to become stable	—	20	50	μs	
37	Tlvd	Low-Voltage Detect Pulse Width	200	_	—	μs	$VDD \leq VLVD$

FIGURE 27-12: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param. No.	Symbol		Characterist	ic	Min	Max	Units	Conditions
40	T⊤0H	T0CKI High	Pulse Width	No prescaler	0.5 TCY + 20	—	ns	
				With prescaler	10	_	ns	
41	T⊤0L	T0CKI Low	Pulse Width	No prescaler	0.5 TCY + 20	_	ns	
				With prescaler	10		ns	
42	TT0P	T0CKI Peri	bd	No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T1CKI	Synchronous, n	o prescaler	0.5 TCY + 20	_	ns	
		High Time	Synchronous, with prescaler	PIC18FXX8X	10		ns	
				PIC18LFXX8X	25	_	ns	
			Asynchronous	PIC18FXX8X	30		ns	
				PIC18LFXX8X	50	_	ns	
46	T⊤1L	T1CKI Low Time	Synchronous, n	o prescaler	0.5 TCY + 5		ns	
			Synchronous, with prescaler	PIC18FXX8X	10		ns	
				PIC18LFXX8X	25		ns	
			Asynchronous	PIC18FXX8X	30	_	ns	
				PIC18LFXX8X	TBD	TBD	ns	
47	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 20 ns or <u>Tcy + 40</u> N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60		ns	
	FT1	T1CKI Osci	llator Input Frequ	tor Input Frequency Range		50	kHz	
48	TCKE2TMRI	Delay from Timer Incre		ternal T1CKI Clock Edge to		7 Tosc		

TABLE 27-12: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS






TABLE 27-13: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param. No.	Symbol	С	haracteristi	c	Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescal	er	0.5 Tcy + 20	_	ns	
		Time	With	PIC18FXX8X	10	_	ns	
			prescaler	PIC18LFXX8X	20	_	ns	
51	TccH	CCPx Input	No prescal	prescaler (_	ns	
		High Time	With prescaler	PIC18FXX8X	10	_	ns	
				PIC18LFXX8X	20	_	ns	
52	TCCP	CCPx Input Perio	bd		<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1,4 or 16)
53	TCCR	CCPx Output Ris	e Time	PIC18FXX8X	_	25	ns	
				PIC18LFXX8X	_	45	ns	
54	TCCF	CCPx Output Fal	Fall Time PIC18F		_	25	ns	
				PIC18LFXX8X	_	45	ns	




FIGURE 27-14: PARALLEL SLAVE PORT TIMING (PIC18FXX8X)

TABLE 27-14:	PARALLEL SLAVE PORT REQUIREMENTS ((PIC18FXX8X)	

Param. No.	Symbol	Characteristic	;	Min	Max	Units	Conditions
62	TdtV2wrH	Data In Valid before $\overline{WR} \uparrow$ or $\overline{CS} \uparrow$ (setup time)		20 25	_	ns ns	Extended Temp. range
63	TwrH2dtI	\overline{WR} \uparrow or \overline{CS} \uparrow to Data–In	PIC18FXX8X	20	_	ns	
		Invalid (hold time)	PIC18LFXX8X	35	_	ns	
64	TrdL2dtV	$\overline{RD} \downarrow and \overline{CS} \downarrow to Data-Out Vata-Out Vat$	alid		80 90	ns ns	Extended Temp. range
65	TrdH2dtI	\overline{RD} \uparrow or $\overline{CS} \downarrow$ to Data–Out Inva	alid	10	30	ns	
66	TIBFINH	Inhibit of the IBF flag bit being cleared from WR \uparrow or CS \uparrow			3 TCY		




FIGURE 27-15: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 27-15: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristi	c	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	_	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input	100		ns		
73A	Тв2в	Last Clock Edge of Byte 1 to th of Byte 2	ne 1st Clock Edge	1.5 Tcy + 40	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100		ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX8X	—	25	ns	
			PIC18LFXX8X	—	45	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8X	—	25	ns	
		(Master mode)	PIC18LFXX8X	_	45	ns	
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXX8X		50	ns	
	TSCL2DOV SCK Edge Plu		PIC18LFXX8X		100	ns	

Note 1: Requires the use of Parameter #73A.




FIGURE 27-16: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 27-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	ic	Min	Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to t of Byte 2	1.5 TCY + 40	_	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		100		ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX8X		25	ns	
			PIC18LFXX8X		45	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8X	—	25	ns	
		(Master mode)	PIC18LFXX8X		45	ns	
79	TscF	SCK Output Fall Time (Maste	r mode)	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXX8X		50	ns	
	TscL2doV	SCK Edge	PIC18LFXX8X		100	ns]
81	TDOV2SCH, TDOV2SCL	SDO Data Output Setup to SCK Edge		Тсү	—	ns	

Note 1: Requires the use of Parameter #73A.





TABLE 27-17: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	_	ns	
71	TscH	SCK Input High Time (Slave mode)	Continuous	1.25 Tcy + 30		ns	
71A			Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time (Slave mode)	Continuous	1.25 Tcy + 30		ns	
72A			Single Byte		_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Cloc	k Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Ed	ge	100	_	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX8X		25	ns	
			PIC18LFXX8X		45	ns	
76	TDOF	SDO Data Output Fall Time			25	ns	
77	TssH2doZ	\overline{SS} \uparrow to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK oUtput Rise Time (Master mode)	PIC18FXX8X		25	ns	
			PIC18LFXX8X		45	ns	
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK Edge	PIC18FXX8X		50	ns	
	TscL2doV		PIC18LFXX8X		100	ns	1
83	TscH2ssH, TscL2ssH	SS	·	1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter #73A.



·	1	75, 76		•
	1		((

TABLE 27-18: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү		ns	
71	TscH	SCK Input High Time (Slave mode)	Continuous	1.25 Tcy + 30		ns	
71A			Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
72A		Single Byte		40	_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ast Clock Edge of Byte 1 to the First Clock Edge of Byte 2		_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		100	_	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX8X	_	25	ns	
			PIC18LFXX8X		45	ns	
76	TDOF	SDO Data Output Fall Time		_	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8X		25	ns	
		(Master mode)	PIC18LFXX8X		45	ns	
79	TscF	SCK Output Fall Time (Master mode)	·	_	25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXX8X	_	50	ns	
	TscL2doV	Edge	PIC18LFXX8X	_	100	ns	
82	TssL2doV	SDO Data Output Valid after $\overline{ extsf{SS}}\downarrow$	PIC18FXX8X	_	50	ns	
		Edge	PIC18LFXX8X	_	100	ns	
83	TscH2ssH, TscL2ssH	SS	·	1.5 Tcy + 40		ns	

Note 1: Requires the use of Parameter #73A.





TABLE 27-19: I²C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600			clock pulse is generated
92	TSU:STO	Stop Condition	100 kHz mode	4700		ns	
		Setup Time	400 kHz mode	600	—		
93	THD:STO	Stop Condition	100 kHz mode	4000		ns	
		Hold Time	400 kHz mode	600			

FIGURE 27-20: I²C BUS DATA TIMING




Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μs	PIC18FXX8X must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	PIC18FXX8X must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY			
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	μs	PIC18FXX8X must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	PIC18FXX8X must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY			
102	TR	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103 TF	TF	SDA and SCL Fall	100 kHz mode		300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA		100 kHz mode	4.7		μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	_	μs	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0	_	μs	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated
106	THD:DAT	Data Input Hold	100 kHz mode	0	—	ns	
		Time	400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup	100 kHz mode	250	—	ns	(Note 2)
		Time	400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μs	-
		Setup Time	400 kHz mode	0.6		μs	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can Start
D102	Св	Bus Capacitive Load	ding	—	400	pF	

TABLE 27-20: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line.

TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification) before the SCL line is released.







TABLE 27-21: MASTER SSP I²C BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			Repeated Start	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		condition	
91	THD:STA	A Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)		ns	After this period, the	
			400 kHz mode	2(Tosc)(BRG + 1)			first clock pulse is generated	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)				
92	Tsu:sto	O Stop Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
			400 kHz mode	2(Tosc)(BRG + 1)	_			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)				
93	THD:STO	HD:STO Stop Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
			400 kHz mode	2(Tosc)(BRG + 1)]		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		1		

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

FIGURE 27-22: MASTER SSP I²C BUS DATA TIMING



Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Thigh	Clock High Time 100 kHz mode 2(Tosc)(BRG + 1)		_	ms		
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
103	TF	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	100	ns	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
106	THD:DAT	T Data Input Hold Time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	ms	
			1 MHz mode ⁽¹⁾	TBD	_	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 2)
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽¹⁾	TBD	_	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns	
		from Clock	400 kHz mode	—	1000	ns	
			1 MHz mode ⁽¹⁾	_	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3		ms	before a new transmission
			1 MHz mode ⁽¹⁾	TBD	—	ms	can start
D102	Св	Bus Capacitive Lo	bading	—	400	pF	

TABLE 27-22: MASTER SSP I²C BUS DATA REQUIREMENTS

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.






TABLE 27-23: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Characteristic			Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER & SLAVE)					
		Clock High to Data Out Valid	PIC18FXX8X	—	40	ns	
			PIC18LFXX8X		100	ns	
121	TCKRF	Clock Out Rise Time and Fall Time	PIC18FXX8X	_	20	ns	
		(Master mode)	PIC18LFXX8X	_	50	ns	
122	TDTRF	Data Out Rise Time and Fall Time	PIC18FXX8X	_	20	ns	
			PIC18LFXX8X	_	50	ns	

FIGURE 27-24: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-24: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER & SLAVE)				
		Data Hold before CK \downarrow (DT hold time)	10	—	ns	
126	TCKL2DTL	Data Hold after CK \downarrow (DT hold time)	15	_	ns	

TABLE 27-25: A/D CONVERTER CHARACTERISTICS: PIC18F6585/8585/6680/8680 (INDUSTRIAL, EXTENDED) PIC18LF6585/8585/6680/8680 (INDUSTRIAL)

Param No.	Symbol	Charact	eristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution				10 TBD	bit bit	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A03	EIL	Integral Linearity	Error			<±1 TBD	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A04	Edl	Differential Linea	rity Error			<±1 TBD	LSb LSb	$VREF = VDD \ge 3.0V$ $VREF = VDD < 3.0V$
A05	Efs	Full-Scale Error				<±1 TBD	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A06	EOFF	Offset Error			<±1 TBD	LSb LSb	$VREF = VDD \ge 3.0V$ $VREF = VDD < 3.0V$	
A10	—	Monotonicity		gu	arantee	ed(3)	—	$VSS \leq VAIN \leq VREF$
A20 A20A	Vref	Reference Voltag (VREFH – VREFL)	je	0V 3V		_	V V	For 10-bit resolution
A21	Vrefh	Reference Voltag	le High	AVss		AVDD + 0.3V	V	
A22	Vrefl	Reference Voltag	je Low	AVss-0.3V		AVdd	V	
A25	Vain	Analog Input Volt	age	AVss-0.3V	_	VREF + 0.3V	V	
A30	ZAIN	Recommended In Analog Voltage S		—	_	10.0	kΩ	
A40	IAD	A/D Conversion	PIC18FXX8X	—	180	—	μΑ	Average current
		Current (VDD)	PIC18LFXX8X	—	90	—	μA	consumption when A/D is on (Note 1)
A50	IREF	VREF Input Current (Note 2)		—		5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module. VREF current is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or AVDD and AVSS pins, whichever is selected as reference input.

2: Vss \leq Vain \leq Vref

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.




TABLE 27-26: A/D CONVERSION REQUIREMENTS

Param. No.	Symbol	Charac	Characteristic		Max	Units	Conditions
130	Tad	A/D Clock Period	VD Clock Period PIC18FXX8X		20 ⁽⁵⁾	μs	Tosc based, VREF \geq 3.0V
			PIC18LFXX8X	3.0	20 ⁽⁵⁾	μs	TOSC based, VREF full range
			PIC18FXX8X	2.0	6.0	μs	A/D RC mode
			PIC18LFXX8X	3.0	9.0	μs	A/D RC mode
131	TCNV	Conversion Time (not including acquisit	11	12	TAD		
132	TACQ	Acquisition Time (Not	e 3)	15 10	_	μs μs	$-40^{\circ}C \le Temp \le +125^{\circ}C$ $0^{\circ}C \le Temp \le +125^{\circ}C$
135	Tswc	Switching Time from (Convert \rightarrow Sample		(Note 4)		
136	Тамр	Amplifier Settling Time	e (Note 2)	1	_	μs	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 19.0 "10-bit Analog-to-Digital Converter (A/D) Module" for minimum conditions when input voltage has changed more than 1 LSb.


- **3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (AVDD to AVss, or AVss to AVDD). The source impedance (*Rs*) on the input channels is 50Ω.
- 4: On the next Q4 cycle of the device clock.
- 5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.


NOTES:

28.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.







MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)









FIGURE 28-3: TYPICAL IDD vs. Fosc OVER VDD (HS/PLL MODE)











FIGURE 28-6: MAXIMUM IDD vs. Fosc OVER VDD (XT MODE)









FIGURE 28-7: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)


FIGURE 28-8: MAXIMUM IDD vs. Fosc OVER VDD (LP MODE)

















FIGURE 28-11: TYPICAL AND MAXIMUM IT10SC vs. VDD (TIMER1 AS SYSTEM CLOCK)











© 2004 Microchip Technology Inc.





FIGURE 28-15: IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)

FIGURE 28-16: TYPICAL AND MAXIMUM ∆IBOR vs. VDD OVER TEMPERATURE, VBOR = 2.00V-2.16V








FIGURE 28-17: IT10SC VS. VDD (SLEEP MODE, TIMER1 AND OSCILLATOR ENABLED)












FIGURE 28-19: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. VDD















FIGURE 28-23: TYPICAL AND MAXIMUM Vol vs. IoL (VDD = 5V, -40°C TO +125°C)









FIGURE 28-25: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)





© 2004 Microchip Technology Inc.






FIGURE 28-27: MINIMUM AND MAXIMUM VIN vs. Vdd (I²C INPUT, -40°C TO +125°C)








NOTES:

29.0 PACKAGING INFORMATION

29.1 Package Marking Information




* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

29.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



		INCHES		MILLIMETERS*			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	А	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter

§ Significant Characteristic


Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026

Drawing No. C04-085

68-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)



	Units		INCHES*		N	1ILLIMETERS	
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		68			68	
Pitch	р		.050			1.27	
Pins per Side	n1		17			17	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.985	.990	.995	25.02	25.15	25.27
Overall Length	D	.985	.990	.995	25.02	25.15	25.27
Molded Package Width	E1	.950	.954	.958	24.13	24.23	24.33
Molded Package Length	D1	.950	.954	.958	24.13	24.23	24.33
Footprint Width	E2	.890	.920	.930	22.61	23.37	23.62
Footprint Length	D2	.890	.920	.930	22.61	23.37	23.62
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-047 Drawing No. C04-049

80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units		INCHES		М	ILLIMETERS	*
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		80			80	
Pitch	р		.020			0.50	
Pins per Side	n1		20			20	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	¢	0	3.5	7	0	3.5	7
Overall Width	E	.541	.551	.561	13.75	14.00	14.25
Overall Length	D	.541	.551	.561	13.75	14.00	14.25
Molded Package Width	E1	.463	.472	.482	11.75	12.00	12.25
Molded Package Length	D1	.463	.472	.482	11.75	12.00	12.25
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-092

APPENDIX A: REVISION HISTORY

Revision A (February 2003)

Original data sheet for PIC18F6585/8585/6680/8680 family.

Revision B (June 2003)

This revision includes updates to the Special Function Registers in Table 4-2 and Table 23-1 and minor corrections to the data sheet text.

Revision C (February 2004)

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in **Section 27.0 "Electrical Characteristics"** have been updated and there have been minor corrections to the data sheet text.

TABLE B-1: DEVICE DIFFERENCES

Feature	PIC18F6585	PIC18F6680	PIC18F8585	PIC18F8680
On-Chip Program Memory (Kbytes)	48	64	48	64
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J
A/D Channels	12	12	16	16
External Memory Interface	No	No	Yes	Yes
Package Types	64-pin TQFP, 68-pin PLCC	64-pin TQFP, 68-pin PLCC	80-pin TQFP	80-pin TQFP

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC17C756 to a PIC18F8720.

Not Applicable

APPENDIX D: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442." The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX E: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18CXXX Migration." This Application Note is available as Literature Number DS00726.

INDEX

Α	
A/D	9
A/D Converter Interrupt,	
Configuring25	53
Acquisition Requirements25	
Acquisition Time25	
ADCON0 Register24	
ADCON1 Register24	9
ADCON2 Register24	
ADRESH Register24	9
ADRESH/ADRESL Registers	52
ADRESL Register24	
Analog Port Pins15	52
Analog Port Pins,	
Configuring25	55
Associated Register	
Summary	57
Automatic Acquisition Time25	
Calculating Minimum Required	
Acquisition Time (Example)	54
CCP2 Trigger 25	6
Configuring the Module 25	53
Conversion Clock (TAD)25	55
Conversion Requirements 44	7
Conversion Status	
(GO/DONE Bit)	52
Conversions25	6
Converter Characteristics 44	6
Minimum Charging Time25	54
Special Event Trigger	
(CCP)17	'1
Special Event Trigger	
(CCP2)25	
VREF+ and VREF- References	54
Absolute Maximum Ratings41	3
AC (Timing) Characteristics 42	26
Load Conditions for Device	
Timing Specifications 42	27
Parameter Symbology 42	26
Temperature and Voltage	
Specifications42	
Timing Conditions42	
ACKSTAT Status Flag 21	
ADCON0 Register	
GO/DONE Bit25	
ADCON1 Register24	
ADCON2 Register	
ADDLW	
ADDWF	
ADDWFC	
ADRESH Register	9
ADRESH/ADRESL Registers	
ADRESL Register	9
Analog-to-Digital Converter.	
See A/D.	

ANDLW ANDWF Assembler	
MPASM Assembler	407
Auto-Wake-up on Sync	
Break Character	242
P	
В	
Baud Rate Generator	
BC	
BCF	
BF Status Flag	219
Bit Timing Configuration Registers	
BRGCON1	
BRGCON2	
BRGCON3	340
Block Diagrams	
16-bit Byte Select Mode	
16-bit Byte Write Mode	
16-bit Word Write Mode	
A/D	
Analog Input Model	
Baud Rate Generator	
CAN Buffers and Protocol Engine	
Capture Mode Operation	170
Comparator	
Analog Input Model	263
Comparator I/O Operating Modes	
(diagram)	
Comparator Output	
Comparator Voltage Reference	
Compare Mode Operation 171,	
Enhanced PWM	
Low-Voltage Detect (LVD)	270
Low-Voltage Detect (LVD) with	
External Input	
MSSP (I ² C Master Mode)	213
MSSP (I ² C Mode)	
MSSP (SPI Mode)	
On-Chip Reset Circuit	
PIC18F6X8X Architecture	
PIC18F8X8X Architecture	
PLL	
PORT/LAT/TRIS Operation	125
PORTA	
RA3:RA0 and RA5 Pins	
RA4/T0CKI Pin	
RA6 Pin (When Enabled as I/O)	126
PORTB	
RB2:RB0 Pins	
RB3 Pin	
RB7:RB4 Pins	128
PORTC (Peripheral Output	46.5
	131
PORTD and PORTE	4
(Parallel Slave Port)	152

PORTD in I/O Port Mode133
PORTD in System Bus Mode134
PORTE in I/O Mode137
PORTE in System Bus Mode137
PORTF
RF1/AN6/C2OUT and
RF2/AN7/C1OUT Pins
RF6:RF3 and RF0 Pins140
RF7 Pin
PORTG
RG0/CANTX1 Pin142
RG1/CANTX2 Pin143
RG2/CANRX Pin143
RG3 Pin143
RG4/P1D Pin144
RG5/MCLR/VPP Pin
PORTH
RH3:RH0 Pins in I/O Mode
RH3:RH0 Pins in
System Bus Mode147
RH7:RH4 Pins in I/O Mode
PORTJ
RJ4:RJ0 Pins in
System Bus Mode150
RJ7:RJ6 Pins in
System Bus Mode150
PORTJ in I/O Mode149
PWM (CCP Module)
Reads from Flash Program
5
Memory
Single Comparator
Table Read Operation83
Table Write Operation
Table Writes to Flash Program
Table Writes to Flash Program Memory89
Table Writes to Flash Program Memory89 Timer0 in 16-bit Mode156
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156
Table Writes to Flash Program Memory
Table Writes to Flash Program89Memory156Timer0 in 16-bit Mode156Timer0 in 8-bit Mode156Timer1160Timer1160Timer1 (16-bit Read/Write Mode)160
Table Writes to Flash Program 89 Memory 156 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 (16-bit Read/Write Mode) 160 Timer2 163
Table Writes to Flash Program 89 Memory 156 Timer0 in 16-bit Mode 156 Timer1 in 8-bit Mode 156 Timer1 160 Timer1 (16-bit Read/Write Mode) 160 Timer2 163 Timer3 165
Table Writes to Flash Program 89 Memory 156 Timer0 in 16-bit Mode 156 Timer1 in 8-bit Mode 156 Timer1 160 Timer1 (16-bit Read/Write Mode) 163 Timer3 165 Timer3 in 16-bit Read/Write Mode 165
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 165 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer1 in 8-bit Mode 156 Timer1 160 Timer1 (16-bit Read/Write Mode) 160 Timer2 163 Timer3 165 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 165 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 240
Table Writes to Flash ProgramMemoryMemoryTimer0 in 16-bit ModeTimer0 in 8-bit ModeTimer1160Timer1Timer2163Timer316-bit Read/Write Mode165Timer3 in 16-bit Read/Write Mode165USART Receive240USART Transmit238Voltage ReferenceOutput Buffer (example)267
Table Writes to Flash Program89Memory89Timer0 in 16-bit Mode156Timer0 in 8-bit Mode156Timer1160Timer1160Timer2163Timer3165Timer3 in 16-bit Read/Write Mode165USART Receive240USART Transmit238Voltage Reference0utput Buffer (example)267Watchdog Timer356
Table Writes to Flash Program 89 Memory 156 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 165 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 0utput Buffer (example) Output Buffer (example) 267 Watchdog Timer 356
Table Writes to Flash Program 89 Memory 156 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 165 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 247 Output Buffer (example) 267 Watchdog Timer 356 BN 374
Table Writes to Flash Program 89 Memory 156 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 165 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 247 Output Buffer (example) 267 Watchdog Timer 356 BN 374 BNC 375
Table Writes to Flash Program 89 Memory 156 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 165 Timer3 165 Timer3 165 Timer3 165 USART Receive 240 USART Transmit 238 Voltage Reference 247 Output Buffer (example) 267 Watchdog Timer 356 BN 374 BNC 375 BNN 375
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 165 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 Ustage Reference 374 BN 374 BN 375 BNN 375 BNOV 376
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 165 Timer3 165 Timer3 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 USART Transmit 238 Voltage Reference 374 BN 374 BN 375 BNN 375 BNV 376 BNZ 376 BOR. See Brown-out Reset. 376
Table Writes to Flash ProgramMemory89Timer0 in 16-bit Mode156Timer0 in 8-bit Mode156Timer1160Timer1160Timer2163Timer3165Timer3 in 16-bit Read/Write Mode165USART Receive240USART Transmit238Voltage Reference247Output Buffer (example)267Watchdog Timer356BN374BNC375BNN375BNOV376BNZ376BOR. See Brown-out Reset.379
Table Writes to Flash ProgramMemory89Timer0 in 16-bit Mode156Timer0 in 8-bit Mode156Timer1160Timer1160Timer2163Timer3165Timer3 in 16-bit Read/Write Mode165USART Receive240USART Transmit238Voltage Reference247Output Buffer (example)267Watchdog Timer356BN374BNC375BNN375BNN376BNZ376BOR. See Brown-out Reset.379BRA377
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer1 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 USART Transmit 2375 BN 374 BNC 375 BNN 375 BNV 376 BOV 376 BOR. See Brown-out Reset. 377 Break Character (12-bit) 377
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 USART Transmit 2375 BN 374 BNC 375 BNN 375 BNV 376 BOV 376 BOV 379 BRA 377 Break Character (12-bit) 377 Transmit and Receive 243
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer1 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 USART Transmit 238 Voltage Reference 374 BN 374 BN 375 BNN 375 BNV 376 BNZ 376 BNZ 377 Break Character (12-bit) 377 Transmit and Receive 243 BRG. See Baud Rate Generator. 243
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer1 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 USART Transmit 238 Voltage Reference 374 BNC 375 BNN 375 BNN 375 BNOV 376 BOV 379 BRA 377 Break Character (12-bit) 377 Transmit and Receive 243 BRG. See Baud Rate Generator. 34, 345
Table Writes to Flash Program 89 Memory 89 Timer0 in 16-bit Mode 156 Timer1 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 USART Transmit 238 Voltage Reference 374 BN 374 BN 375 BNN 375 BNV 376 BNZ 376 BNZ 377 Break Character (12-bit) 377 Transmit and Receive 243 BRG. See Baud Rate Generator. 243
Table Writes to Flash Program 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 in 16-bit Read/Write Mode) 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 USART Transmit 238 Voltage Reference 374 BN 374 BN 375 BNN 375 BNN 375 BNV 376 BNZ 377 BRA 377 Break Character (12-bit) 377 Transmit and Receive 243 BRG. See Baud Rate Generator. 377 Brown-out Reset (BOR) 34, 345 BSF 377 BTRSC 378
Table Writes to Flash Program 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 (16-bit Read/Write Mode) 160 Timer2 163 Timer3 in 16-bit Read/Write Mode 165 USART Receive 240 USART Receive 240 USART Transmit 238 Voltage Reference 0utput Buffer (example) Output Buffer (example) 267 Watchdog Timer 356 BN 374 BNC 375 BNN 375 BNV 376 BNZ 376 BNZ 377 BRG. See Brown-out Reset. 377 BOV 379 BRA 377 Break Character (12-bit) 377 Transmit and Receive 243 BRG. See Baud Rate Generator. 378 BSF 377 BTFSS 378
Table Writes to Flash Program 89 Timer0 in 16-bit Mode 156 Timer0 in 8-bit Mode 156 Timer1 160 Timer1 160 Timer2 163 Timer3 in 16-bit Read/Write Mode) 165 USART Receive 240 USART Transmit 238 Voltage Reference 240 USART Transmit 238 Voltage Reference 374 BN 374 BN 375 BNN 375 BNN 375 BNV 376 BNZ 377 BRA 377 Break Character (12-bit) 377 Transmit and Receive 243 BRG. See Baud Rate Generator. 377 Brown-out Reset (BOR) 34, 345 BSF 377 BTRSC 378

C C Co

C Compilers
MPLAB C17 408
MPLAB C18 408
MPLAB C30 408
CALL
Capture (CCP Module) 169
CAN Message Time-Stamp 170
CCP Pin Configuration 169
CCPRxH:CCPRxL Registers 169
Software Interrupt 170
Timer1/Timer3 Mode Selection 169
Capture, Compare (CCP Module),
Timer1 and Timer3
Associated Registers 172
Capture/Compare/PWM (CCP) 167
Capture Mode.
See Capture (CCP Module).
CCP Module 169
CCPRxH Register 169
CCPRxL Register 169
Compare Mode.
See Compare (CCP Module).
Interaction of CCP1 and
CCP2 Modules 169
PWM Mode.
See PWM (CCP Module).
Timer Resources 169
Capture/Compare/PWM
Requirements 435
CLKO and I/O Timing Requirements 430, 431
Clocking Scheme/Instruction Cycle 56
CLRF
CLRF
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 108
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108
CLRF 381 CLRWDT 381 Code Examples 381 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 170 Prescalers 170
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 170 Changing to Configuration Mode 281
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 170 Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program 103
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row 88 Fast Register Stack 56
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 107 Indirect Addressing 79
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Indirect Addressing 79 Initializing PORTA 125
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 104 Indirect Addressing 79 Initializing PORTA 125 Initializing PORTB 128
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program 108 Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Indirect Addressing 79 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTC 131
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 104 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTB 128 Initializing PORTC 131 Initializing PORTD 133
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Refresh Routine 103 Erasing a Flash Program 103 Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTB 128 Initializing PORTC 131 Initializing PORTD 133 Initializing PORTD 133 Initializing PORTE 136
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program 108 Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 11 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTB 128 Initializing PORTC 131 Initializing PORTD 133 Initializing PORTE 136 Initializing PORTF 139
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTC 131 Initializing PORTD 133 Initializing PORTE 136 Initializing PORTE 136 Initializing PORTE 136 Initializing PORTE 139 Initializing PORTE 139 Initializing PORTE 139 Initializing PORTG 142
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTC 131 Initializing PORTD 133 Initializing PORTE 136 Initializing PORTF 139 Initializing PORTF 139 Initializing PORTG 142 Initializing PORTH 146
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTB 128 Initializing PORTB 133 Initializing PORTB 133 Initializing PORTE 136 Initializing PORTE 136 Initializing PORTF 139 Initializing PORTF 139 Initializing PORTG 142 Initializing PORTG 142
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture 107 Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTB 139 Initializing PORTF 139 Initializing PORTF 139 Initializing PORTG 142 Initializing PORTG 142
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture Prescalers Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTB 128 Initializing PORTB 133 Initializing PORTB 133 Initializing PORTC 133 Initializing PORTF 139 Initializing PORTG 142 Initializing PORTG 142 Initializing PORTJ
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture Prescalers Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTB 128 Initializing PORTB 133 Initializing PORTB 139 Initializing PORTC 131 Initializing PORTF 139 Initializing PORTG 142 Initializing PORTH 146 Initializing PORTJ
CLRF 381 CLRWDT 381 Code Examples 16 x 16 Signed Multiply Routine 108 16 x 16 Unsigned Multiply Routine 108 16 x 16 Unsigned Multiply Routine 107 8 x 8 Signed Multiply Routine 107 8 x 8 Unsigned Multiply Routine 107 Changing Between Capture Prescalers Prescalers 170 Changing to Configuration Mode 281 Data EEPROM Read 103 Data EEPROM Refresh Routine 104 Data EEPROM Write 103 Erasing a Flash Program Memory Row Memory Row 88 Fast Register Stack 56 How to Clear RAM (Bank 1) Using 101 Initializing PORTA 125 Initializing PORTB 128 Initializing PORTB 128 Initializing PORTB 133 Initializing PORTB 133 Initializing PORTC 133 Initializing PORTF 139 Initializing PORTG 142 Initializing PORTG 142 Initializing PORTJ

Saving Status, WREG and BSR Registers in RAM124
Transmitting a CAN Message Using
Banked Method
Transmitting a CAN Message Using
WIN Bits 290
WIN and ICODE Bits Usage in Interrupt
Service Routine to Access
TX/RX Buffers
Writing to Flash Program Memory
Code Protection
COMF
Comparator
Analog Input Connection Considerations
Associated Registers
Configuration
Interrupts
Operation
Operation During Sleep
Outputs
Reference
External Signal
Internal Signal
Response Time
Comparator Specifications
Comparator Voltage
Reference
Accuracy and Error266
Associated Registers 267
Configuring265
Connection Considerations
Effects of a Reset
Operation During Sleep
Compare (CCP Module)
CCP Pin Configuration
CCPRx Register
Software Interrupt
Special Event Trigger 161, 166, 171 Timer1/Timer3 Mode
Selection
Compare (CCP2 Module)
Special Event Trigger
Configuration Bits
Configuration Mode
Control Registers
EECON1 and EECON2
TABLAT (Table Latch)
Register86
TBLPTR (Table Pointer)
Register86
Conversion Considerations
CPFSEQ
CPFSGT
CPFSLT

D

Data EEPROM Memory
Associated Registers 105
EEADRH
EEADR Register Pair 101
EECON1 Register 101
EECON2 Register 101
Operation During
Code-Protect 104
Protection Against
Spurious Write 104
Reading 103
Using 104
Write Verify 104
Writing to 103
Data Memory 59
General Purpose Registers 59
Map for PIC18FXX80/XX85
Devices 60
Special Function Registers 59
DAW
DC and AC Characteristics
Graphs and Tables 449
DC Characteristics
PIC18FXX8X (Industrial and
Extended), PIC18LFXX8X
(Industrial) 421
(Industrial) 421 Power-down and
(Industrial)421 Power-down and Supply Current417
(Industrial)
(Industrial) 421 Power-down and 417 Supply Current. 417 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 410 PICDEM 1. 411 PICDEM 17. 411 PICDEM 188. 411 PICDEM 2 Plus. 410 PICDEM 3. 410
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 410 PICDEM 1 410 PICDEM 17 411 PICDEM 18R 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 91 PICDEM 1 410 PICDEM 17 411 PICDEM 18R 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410 PICDEM LIN 411
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 410 PICDEM 1. 410 PICDEM 17. 411 PICDEM 188. 411 PICDEM 2 Plus. 410 PICDEM 3. 410 PICDEM 4. 410 PICDEM USB 411
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 410 PICDEM 1 410 PICDEM 17 411 PICDEM 188 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410 PICDEM USB 411 PICDEM.net Internet/ 411
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 7 PICDEM 1 410 PICDEM 17 411 PICDEM 188 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410 PICDEM USB 411 PICDEM USB 411 PICDEM.net Internet/ 410
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 91 PICDEM 1 410 PICDEM 17 411 PICDEM 188 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410 PICDEM USB 411 PICDEM USB 411 PICDEM.net Internet/ 410 Ethernet 410
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 91 PICDEM 1 410 PICDEM 17 411 PICDEM 188 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410 PICDEM USB 411 PICDEM USB 411 PICDEM.net Internet/ 410 Ethernet 410 Development Support 407 Device Differences 469
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 9 PICDEM 1 410 PICDEM 17 411 PICDEM 188 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410 PICDEM USB 411 PICDEM USB 411 PICDEM.net Internet/ 410 Ethernet 410 Development Support 407 Device Differences 469 Device Features 9
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 91 PICDEM 1 410 PICDEM 17 411 PICDEM 188 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410 PICDEM USB 411 PICDEM USB 411 PICDEM Net Internet/ 410 Ethernet 410 Device Differences 469 Device Features 9 Device Overview 9
(Industrial) 421 Power-down and 417 Supply Current. 417 Supply Voltage 416 DCFSNZ 385 DECF 384 DECFSZ 385 Demonstration Boards 9 PICDEM 1 410 PICDEM 17 411 PICDEM 188 411 PICDEM 2 Plus 410 PICDEM 3 410 PICDEM 4 410 PICDEM USB 411 PICDEM USB 411 PICDEM.net Internet/ 410 Ethernet 410 Development Support 407 Device Differences 469 Device Features 9

Е

ECAN NO	dule	275
Baud	Rate Setting	337
	me Partitioning	337
	ming Configuration	
	Registers	340
	ulating To, Nominal Bit Rate and	
	Nominal Bit Time	338
CAN	Baud Rate Registers	315
	Control and Status	
	Registers	
	Controller Register Map	
CAN	I/O Control Register	318
	Interrupt Registers	
CAN	Interrupts	342
	Acknowledge	
	Bus Activity Wake-up	343
	Bus-Off	343
	Code Bits	342
	Error	343
	Message Error	343
	Receive	
	Receiver Bus Passive	343
	Receiver Overflow	343
	Receiver Warning	343
	Transmit	342
	Transmitter Bus Passive	343
	Transmitter Warning	
	Message Buffers	
	Dedicated Receive	331
	Dedicated Transmit	331
	Programmable Auto-RTR	332
	Programmable	
	Programmable Transmit/Receive	331
	•	
CAN	Transmit/Receive	332
CAN	Transmit/Receive Message Transmission	332 332
CAN	Transmit/Receive Message Transmission Aborting Initiating Priority	332 332 332 333
CAN	Transmit/Receive Message Transmission Aborting	332 332 332 333
CAN	Transmit/Receive Message Transmission Aborting Initiating Priority	332 332 332 333 333 328
CAN CAN CAN	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation	332 332 332 333 328 277
CAN CAN CAN Confi Dedic	Transmit/Receive	332 332 332 333 328 277 328
CAN CAN CAN Confi Dedic	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode	332 332 332 333 328 277 328
CAN CAN CAN Confi Dedic	Transmit/Receive	 332 332 333 328 277 328 291
CAN CAN CAN Confi Dedic	Transmit/Receive	 332 332 333 328 277 328 291
CAN CAN CAN Confi Dedic Dedic	Transmit/Receive	 332 332 332 333 328 277 328 291 285 328
CAN CAN CAN Confi Dedic Dedic	Transmit/Receive	 332 332 332 333 328 277 328 291 285 328
CAN CAN CAN Confi Dedia Dedia Disat	Transmit/Receive	 332 332 332 333 328 277 328 291 285 328 341
CAN CAN CAN Confi Dedic Dedic Disat Error	Transmit/Receive	 332 332 332 333 328 277 328 291 285 328 341 341 341
CAN CAN CAN Confi Dedic Dedic Disat Error	Transmit/Receive	 332 332 332 333 328 277 328 291 285 328 341 341 341 341
CAN CAN CAN Confi Dedic Dedic Disat Error	Transmit/Receive	 332 332 332 333 328 277 328 291 285 328 341 341 341 341
CAN CAN CAN Confi Dedic Dedic Disat Error	Transmit/Receive	 332 332 332 333 328 277 328 291 285 328 341 341 341 341 341
CAN CAN Confi Dedic Dedic Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers cated CAN Catego Content Catego Content Catego Content Catego Content Catego Content Bit Catego Content Error Modes and Counters Form	 332 332 332 333 328 277 328 291 285 328 341 341 341 341 341 341 341 341
CAN CAN CAN Confi Dedic Dedic Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers cated CAN CRC Error Modes and Counters Error States Form Stuff Bit	 332 332 332 333 328 277 328 291 285 328 341
CAN CAN CAN Dedic Dedic Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers cated CAN CRC Error Modes and Counters Error States Form Stuff Bit Modes State (diagram)	 332 332 332 333 328 277 328 291 285 324 341 341
CAN CAN CAN Confi Dedic Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers cated CAN CRC Error Modes and Counters Error States Form Stuff Bit Modes State (diagram) Recognition Mode	 332 332 332 333 328 277 328 291 285 324 341 341
CAN CAN Confi Dedia Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers cated CAN Cated CAN Cated CAN Encompation Catege Bit CRC Error Modes and Counters Form Staff Bit Modes State (diagram)	 332 332 332 333 328 277 328 291 285 328 341 341
CAN CAN CAN Dedia Disat Error Error Filter Func	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers cated CAN CRC Error Modes and Counters Error States Form Stuff Bit Modes State (diagram) Recognition Mode -Mask Truth (table) tional Modes	332 332 333 333 328 277 328 291 285 3341 342 330 335 330
CAN CAN Confi Dedia Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers cated CAN CRC Error Modes and Counters Error States Form Stuff Bit Modes State (diagram) Recognition Mode -Mask Truth (table) tional Modes Mode 0 - Legacy Mode	332 332 333 333 328 277 328 291 285 3341 342 330 335 330
CAN CAN Confi Dedia Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers cleated CAN CRC Error Modes and Counters Error States Form Stuff Bit Modes State (diagram) Recognition Mode -Mask Truth (table) tional Modes Mode 0 - Legacy Mode Mode 1 - Enhanced	332 332 333 333 328 277 328 291 285 324 341 342 330 330 330 330 330
CAN CAN Confi Dedia Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers clean Conters cror Modes and Counters Error Modes and Counters Form Stuff Bit Modes State (diagram) Recognition Mode -Mask Truth (table) tional Modes Mode 0 - Legacy Mode Mode 1 - Enhanced Legacy Mode	332 332 333 333 328 277 328 291 285 324 341 342 330 330 330 330 330
CAN CAN Confi Dedia Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers class form Stuff Bit Modes State (diagram) Recognition Mode -Mask Truth (table) tional Modes Mode 0 - Legacy Mode Mode 1 - Enhanced Legacy Mode Mode 2 - Enhanced	332 332 333 333 328 277 328 291 285 324 341 342 330 330 330 330 330 330 330
CAN CAN Confi Dedia Disat Error	Transmit/Receive Message Transmission Aborting Initiating Priority Modes of Operation Registers iguration Mode cated CAN Receive Buffer Registers cated CAN Transmit Buffer Registers clean Conters cror Modes and Counters Error Modes and Counters Form Stuff Bit Modes State (diagram) Recognition Mode -Mask Truth (table) tional Modes Mode 0 - Legacy Mode Mode 1 - Enhanced Legacy Mode	332 332 333 333 328 277 328 291 285 324 341 342 330 330 330 330 330 330 330

Information Processing Time	
(IPT)	338
Lengthening a Bit Period	
Listen Only Mode	
Loopback Mode	330
Message Acceptance Filters	
and Masks 306,	335
Message Acceptance Mask and	
Filter Operation	336
Message Reception	
Enhanced FIFO Mode	
Priority	
Time-Stamping	
Normal Mode	
Oscillator Tolerance	340
Overview	
Phase Buffer Segments	
Programmable TX/RX and	000
Auto-RTR Buffers	207
Programming Time Segments	
Propagation Segment	
Sample Point	
Shortening a Bit Period	
Synchronization	
Hard	
Resynchronization	
Rules	
Synchronization Segment	
Time Quanta	
Electrical Characteristics	413
Enhanced Capture/Compare/PWM	
Enhanced Capture/Compare/PWM (ECCP)	175
(ECCP)	
(ECCP) Outputs	
(ECCP) Outputs Enhanced PWM Mode.	
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module).	
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver	176
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous	176 229
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata	176 229 7
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode	176 229 7 328
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools	176 229 7 328
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements	176 229 7 328 411
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0)	176 229 7 328 411
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements	176 229 7 328 411 437
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1)	176 229 7 328 411 437
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements	176 229 7 328 411 437 438
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Master Mode, CKE = 0)	176 229 7 328 411 437 438
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements	176 229 7 328 411 437 438 439
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1)	176 229 7 328 411 437 438 439
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing	176 229 7 328 411 437 438 439 440
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements	176 229 7 328 411 437 438 439 440 428
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements External Memory Interface	176 229 7 328 411 437 438 439 440 428 93
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements External Memory Interface 16-bit Byte Select Mode	176 229 7 328 411 437 438 439 440 428 93 98
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements External Memory Interface 16-bit Byte Select Mode	176 229 7 328 411 437 438 439 440 428 93 98 96
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) Errata Error Recognition Mode Evaluation and Programming Tools Evample SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements. External Memory Interface. 16-bit Byte Select Mode. 16-bit Byte Write Mode	176 229 7 328 411 437 438 439 440 428 93 98 96 96
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART). Errata Error Recognition Mode. Evaluation and Programming Tools. Evample SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Blave Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements. External Memory Interface. 16-bit Byte Select Mode. 16-bit Byte Write Mode 16-bit Mode. 16-bit Mode Timing	176 229 7 328 411 437 438 439 440 428 93 98 96 99
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART). Errata Error Recognition Mode Evaluation and Programming Tools. Evample SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements. External Memory Interface. 16-bit Byte Select Mode. 16-bit Mode 16-bit Mode Timing 16-bit Word Write Mode.	176 229 7 328 411 437 438 439 440 428 93 98 96 99
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART). Errata Error Recognition Mode Evaluation and Programming Tools Evample SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements. External Memory Interface 16-bit Byte Select Mode 16-bit Mode Timing 16-bit Mode Timing 16-bit Word Write Mode PIC18F8X8X External Bus -	176 229 7 328 411 437 438 439 440 428 93 98 96 96 99 97
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART). Errata Error Recognition Mode. Evaluation and Programming Tools. Evample SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements. External Memory Interface. 16-bit Byte Select Mode. 16-bit Byte Write Mode. 16-bit Mode Timing 16-bit Mode Timing 16-bit Word Write Mode 16-bit Word Write Mode 16-bit Word Write Mode 17/0 Port Functions	176 229 7 328 411 437 438 439 440 428 93 98 96 96 99 97 95
(ECCP) Outputs Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART). Errata Error Recognition Mode Evaluation and Programming Tools Evample SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Mode Requirements (Slave Mode, CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Timing Requirements. External Memory Interface 16-bit Byte Select Mode 16-bit Mode Timing 16-bit Mode Timing 16-bit Word Write Mode PIC18F8X8X External Bus -	176 229 7 328 411 437 438 439 440 428 93 98 96 96 99 97 95

F

Financia la statistica se accessione a constructione a constru
Firmware Instructions
Flash Program Memory
Associated Registers
Control Registers
Erase Sequence
Erasing
Operation During Code
Protection92
Reading87
Table Pointer
Boundaries Based on Operation
Table Pointer Boundaries86
Table Reads and Table Writes
Write Sequence90
Writing to
Protection Against Spurious
Writes
Unexpected Termination92
Write Verify
G
General Call Address Support
GOTO
Н
Hardware Multiplier
Introduction
Operation
Performance Comparison
Performance Comparison
Performance Comparison (table)107
(table)107
(table)
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 214
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 202, 203
(table) 107 I I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 214 (R/W Bit) 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 386
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 386
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 386 INCFSZ 387 In-Circuit Debugger 362
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 386 INCFSZ 387 In-Circuit Debugger 362 Resources (table) 362
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 386 INCFSZ 387 In-Circuit Debugger 362 Resources (table) 362 In-Circuit Serial Programming 362
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 387 In-Circuit Debugger 362 Resources (table) 362 In-Circuit Serial Programming 345, 362
(table) 107 I I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 387 In-Circuit Debugger 362 In-Circuit Serial Programming 345, 362 Indirect Addressing 345, 362
(table) 107 I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 387 In-Circuit Debugger 362 Resources (table) 362 In-Circuit Serial Programming 345, 362
(table) 107 I I/O Ports 125 I ² C Bus Data Requirements 125 I ² C Bus Start/Stop Bits Requirements 442 I ² C Bus Start/Stop Bits Requirements 441 I ² C Mode 441 I ² C Mode 212 Master Mode 214 Read/Write Bit Information 214 Read/Write Bit Information 202, 203 Serial Clock (RC3/SCK/SCL) 203 ID Locations 345, 362 INCF 387 In-Circuit Debugger 362 In-Circuit Serial Programming 345, 362 Indirect Addressing 345, 362
(table)
(table)107II/O Ports125I²C Bus Data Requirements (Slave Mode)442I²C Bus Start/Stop Bits Requirements (Slave Mode)441I²C Mode441I²C Mode212Master Mode214Operation214Read/Write Bit Information (R/W Bit)202, 203Serial Clock (RC3/SCK/SCL)203ID Locations345, 362INCF.386INCFSZ387In-Circuit Debugger362In-Circuit Serial Programming

Instruction Set	
ADDLW	
ADDWF	
ADDWFC	
ANDLW	
ANDWF	
BC	
BCF	
BN	
BNC	375
BNN	375
BNOV	
BNZ	376
BOV	379
BRA	
BSF	377
BTFSC	378
BTFSS	
BTG	379
BZ	380
CALL	380
CLRF	381
CLRWDT	381
COMF	382
CPFSEQ	382
CPFSGT	. 383
CPFSLT	383
DAW	384
DCFSNZ	. 385
DECF	384
DECFSZ	. 385
GOTO	
INCF	386
INCFSZ	387
INFSNZ	387
IORLW	
IORWF	388
LFSR	389
MOVF	389
MOVFF	
MOVLB	390
MOVLW	391
MOVWF	391
MULLW	392
MULWF	392
NEGF	
NOP	
POP	
PUSH	394
RCALL	
RESET	
RETFIE	
RETLW	
RETURN	
RLCF	
RLNCF	
RRCF	
RRNCF	
SETF	

SLEEP400
SUBFWP400
SUBLW 401
SUBWF 401
SUBWFB
SWAPF
TBLRD
TBLWT404
TSTFSZ405
XORLW
XORWF
Summary Table
INT Interrupt (RB0/INT).
See Interrupt Sources.
INTCON Registers
Inter-Integrated Circuit. See I ² C.
Interrupt Sources
A/D Conversion Complete
Capture Complete (CCP)170
Compare Complete (CCP)171
ECAN Module
INT0124
Interrupt-on-Change
(RB7:RB4)128
PORTB, Interrupt-on-Change124
RB0/INT Pin, External124
TMR0124
TMR0 Overflow157
TMR1 Overflow
TMR2 to PR2 Match163
TMR2 to PR2 Match (PWM) 162, 173, 177
TMR3 Overflow
Interrupts
Interrupts
Context Saving During
Context Saving During Interrupts124
Context Saving During Interrupts
Context Saving During Interrupts
Context Saving During Interrupts
Context Saving During 124 Interrupts 124 Control Registers 111 Enable Registers 117 Flag Registers 114 Logic (diagram) 110
Context Saving During 124 Interrupts 124 Control Registers 111 Enable Registers 117 Flag Registers 114 Logic (diagram) 110 Priority Registers 120
Context Saving DuringInterrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123
Context Saving During 124 Interrupts 121 Control Registers 111 Enable Registers 117 Flag Registers 114 Logic (diagram) 110 Priority Registers 120 Reset Control Registers 123 Interrupts, Flag Bits 123
Context Saving During 124 Interrupts 124 Control Registers 111 Enable Registers 117 Flag Registers 114 Logic (diagram) 110 Priority Registers 120 Reset Control Registers 123 Interrupts, Flag Bits CCP Flag (CCPxIF Bit) 169, 170, 171
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)CCP Flag (CCPxIF Bit)169, 170, 171IORLW388
Context Saving During 124 Interrupts 124 Control Registers 111 Enable Registers 117 Flag Registers 114 Logic (diagram) 110 Priority Registers 120 Reset Control Registers 123 Interrupts, Flag Bits CCP Flag (CCPxIF Bit) 169, 170, 171
Context Saving DuringInterrupts.124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)169, 170, 171IORLW388IPR Registers120
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)CCP Flag (CCPxIF Bit)169, 170, 171IORLW388IORWF388
Context Saving DuringInterrupts.124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)169, 170, 171IORLW388IPR Registers120
Context Saving DuringInterrupts
Context Saving DuringInterrupts.124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)169, 170, 171IORLW388IORWF388IPR Registers120LLFSRListen Only Mode328
Context Saving DuringInterrupts.124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)169, 170, 171IORLW388IORWF388IPR Registers120LLFSRListen Only Mode328Look-up Tables
Context Saving DuringInterrupts.124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)169, 170, 171IORLW388IPR Registers120LLLIFSRListen Only Mode328Look-up TablesComputed GOTO58
Context Saving DuringInterrupts.124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)169, 170, 171IORLW388IORWF388IPR Registers120LListen Only Mode28Look-up TablesComputed GOTO58Table Reads/Table Writes58
Context Saving During 124 Interrupts 124 Control Registers 111 Enable Registers 117 Flag Registers 114 Logic (diagram) 110 Priority Registers 120 Reset Control Registers 123 Interrupts, Flag Bits 169, 170, 171 IORLW 388 IORWF 388 IPR Registers 120 L L LISER 389 Listen Only Mode 328 Look-up Tables 20 Computed GOTO 58 Table Reads/Table Writes 58 Loopback Mode 328
Context Saving DuringInterrupts.124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag BitsCCP Flag (CCPxIF Bit)169, 170, 171IORLW388IORWF388IPR Registers120LListen Only Mode28Look-up TablesComputed GOTO58Table Reads/Table Writes58
Context Saving During124Interrupts
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag Bits169, 170, 171IORLW388IORWF388IPR Registers120LLLLListen Only Mode328Look-up Tables58Computed GOTO58Table Reads/Table Writes58Loopback Mode328Low-Voltage Detect269Characteristics424
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag Bits169, 170, 171IORLW388IORWF388IPR Registers120LLLLLook-up Tables328Loopback Mode328Loopback Mode328Low-Voltage Detect269Characteristics424Effects of a Reset273
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag Bits169, 170, 171IORLW388IORWF388IPR Registers120LLLLLSR389Listen Only Mode328Look-up Tables58Computed GOTO58Table Reads/Table Writes58Loopback Mode328Low-Voltage Detect269Characteristics424Effects of a Reset273Operation272
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag Bits169, 170, 171IORLW388IORWF388IPR Registers120LLLLLSR389Listen Only Mode328Look-up Tables58Computed GOTO58Table Reads/Table Writes58Loopback Mode328Low-Voltage Detect269Characteristics424Effects of a Reset273Operation272Current Consumption273
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag Bits169, 170, 171IORLW388IORWF388IPR Registers120LLLLLSR389Listen Only Mode328Look-up Tables58Computed GOTO58Table Reads/Table Writes58Loopback Mode328Low-Voltage Detect269Characteristics424Effects of a Reset273Operation272Current Consumption273During Sleep273
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag Bits169, 170, 171IORLW388IORWF388IPR Registers120LLLLLSR389Listen Only Mode328Look-up Tables58Computed GOTO58Table Reads/Table Writes58Loopback Mode328Low-Voltage Detect269Characteristics424Effects of a Reset273Operation272Current Consumption273During Sleep273Reference Voltage Set Point273
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag Bits169, 170, 171IORLW388IORWF388IPR Registers120LLLLLSR389Listen Only Mode328Look-up Tables58Computed GOTO58Table Reads/Table Writes58Loopback Mode328Low-Voltage Detect269Characteristics424Converter Characteristics424Effects of a Reset273Operation272Current Consumption273During Sleep273Reference Voltage Set Point273Typical Application269
Context Saving During124Interrupts124Control Registers111Enable Registers117Flag Registers114Logic (diagram)110Priority Registers120Reset Control Registers123Interrupts, Flag Bits169, 170, 171IORLW388IORWF388IPR Registers120LLLLLSR389Listen Only Mode328Look-up Tables58Computed GOTO58Table Reads/Table Writes58Loopback Mode328Low-Voltage Detect269Characteristics424Effects of a Reset273Operation272Current Consumption273During Sleep273Reference Voltage Set Point273

Μ

Master SSP I ² C Bus
Data Requirements 444
Master SSP I ² C Bus Start/Stop Bits
Requirements 443
Master Synchronous Serial Port (MSSP). See MSSP.
Memory Organization
Data Memory 59
PIC18F8X8X Program Memory Modes
Extended Microcontroller
Microcontroller 51
Microprocessor
Microprocessor with
Boot Block
Program Memory
Memory Programming Requirements
Migration from High-End to
Enhanced Devices
Migration from Mid-Range to
Enhanced Devices
MOVF
MOVFF
MOVLB
MOVED
MOVEV
MPLAB ASM30 Assembler.
Linker, Librarian
MPLAB ICD 2 In-Circuit Debugger
MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator
MPLAB ICE 4000 High-Performance Universal
In-Circuit Emulator
MPLAB Integrated Development
Environment Software
MPLAB PM3 Device Programmer
MPLINK Object Linker/ MPLIB Object Librarian
MSSP
ACK Pulse
Clock Stretching
10-bit Slave Receive Mode
(SEN = 1)
10-bit Slave Transmit Mode
7-bit Slave Receive Mode
(SEN = 1)
7-bit Slave Transmit Mode
Clock Synchronization and the
CKP Bit
Control Registers (general) 189
I ² C Mode 198
Acknowledge Sequence Timing 222
Baud Rate Generator 215
Bus Collision
During a Repeated
Start Condition 226
Bus Collision During a
Start Condition 224
Bus Collision During a
Stop Condition 227
Clock Arbitration 216
Effect of a Reset 223
I ² C Clock Rate w/BRG 215

N	Master Mode	213
	Reception	
	Repeated Start Condition	210
	Timing	218
	Transmission	
N	Master Mode Start Condition	
	Module Operation	
	Multi-Master Communication,	202
	Bus Collision and	
	Arbitration	223
N	Multi-Master Mode	
	Registers	
	Slave Mode	
	Slave Mode, Addressing	
	Slave Mode, Reception	
	Slave Mode, Transmission	
	Sleep Operation	
	Stop Condition Timing	
I ² C M	ode. See I ² C.	
Overv	/iew	189
SPI M	lode	189
A	Associated Registers	197
E	Bus Mode Compatibility	197
	Effects of a Reset	
E	Enabling SPI I/O	193
N	Master Mode	194
(Operation	192
5	Slave Mode	195
5	Slave Select	
	Synchronization	195
	Sleep Operation	
5	SPI Clock	194
	Typical Connection	193
	lode. See SPI.	
	BUF Register	
	R Register	194
MSSP Mod		
	laster/Slave Connection	
MULWF		392
Ν		
NEGE		202
		328
Nonnai Op		020
0		
Opcode Fie	eld Descriptions	366
	REG Register	
PSA E	Bit	157
TOCS	Bit	157
TOPS	2:T0PS0 Bits	157
	Bit	
	Configuration	
	+PLL	
	+SPLL	
-		
	LL	
	PLL	
X I		23

Oscillator Selection Oscillator Start-up Timer (OST) Oscillator Switching Feature	34, 345
System Clock Switch Bit	
Oscillator, Timer1 159	
Oscillator, Timer3	164
Oscillator, WDT	355
P	
•	
Packaging	
Details	466
Marking	465
Parallel Slave Port (PSP)	133, 152
Associated Registers	
RE0/RD/AD8 Pin	
RE1/WR/AD9 Pin	
RE2/CS/AD10 Pin	
Select (PSPMODE Bit)	
	133, 152
Parallel Slave Port Requirements	
(PIC18FXX8X)	
Phase Locked Loop (PLL)	
PICkit 1 Flash Starter Kit	411
PICSTART Plus Development	
Programmer	410
PIE Registers	
Pin Functions	
AVDD	21
AVss	
OSC1/CLKI	
OSC2/CLKO/RA6	
RA0/AN0	13
RA1/AN1	13
RA2/AN2/VREF	13
RA3/AN3/VREF+	
RA4/T0CKI	
RA5/AN4/LVDIN	
RA6	
RB0/INT0	
RB1/INT1	
RB2/INT2	
RB3/INT3/CCP2	
RB4/KBI0	14
RB5/KBI1/PGM	
RB6/KBI2/PGC	14
RB7/KBI3/PGD	14
RC0/T10S0/T13CKI	15
RC1/T1OSI/CCP2	15
RC2/CCP1/P1A	-
RC3/SCK/SCL	-
RC4/SDI/SDA	
	-
RC5/SDO	
RC6/TX/CK	
RC7/RX/DT	-
RD0/PSP0/AD0	
RD1/PSP1/AD1	
RD2/PSP2/AD2	
RD3/PSP3/AD3	
RD4/PSP4/AD4	
RD5/PSP5/AD5	
RD6/PSP6/AD6	-
RD7/PSP7/AD7	-
RE0/RD/AD8	
RE1/WR/AD9	

RE2/CS/AD10	
RE3/AD11	
RE4/AD12	
RE5/AD13/P1C	
RE6/AD14/P1B	
RE7/CCP2/AD15	
RF0/AN5	
RF1/AN6/C2OUT	
RF2/AN7/C1OUT	
RF3/AN8/C2IN+	
RF4/AN9/C2IN	
RF5/AN10/C1IN+/CVREF	
RF6/AN11/C1IN	
RF7/SS	
RG0/CANTX1	
RG1/CANTX2	
RG2/CANRX	
RG3	-
RG4/P1D	
RG5/MCLR/VPP	
RH0/A16	-
RH1/A17	
RH2/A18	
RH3/A19	
RH4/AN12	-
RH5/AN13	
RH6/AN14/P1C	
RH7/AN15/P1B	
RJ0/ALE	
RJ1/OE	
RJ2/WRL	
RJ3/WRH	
RJ4/BA0	
RJ5/CE	
RJ6/LB	
RJ7/UB VDD	
VDD Vss	
PIR Registers	
PLL Clock Timing Specifications	
PLL Lock Time-out	
Pointer, FSR	
POP	
POR. See Power-on Reset.	394
PORTA	
Associated Registers	127
Functions	
LATA Register	
PORTA Register	
TRISA Register	
PORTB	120
Associated Registers	130
Functions	
LATB Register	
PORTB Register	
RB0/INT Pin, External	124
TRISB Register	
PORTC	
Associated Registers	
Functions	132
	132
LATC Register	132 131
LATC Register PORTC Register	132 131 131
LATC Register	132 131 131 203

PORTD	152
Associated Registers	
Functions	135
LATD Register	
Parallel Slave Port (PSP)	
Function	133
PORTD Register	
TRISD Register	
PORTE	
Analog Port Pins	152
Associated Registers	
Functions	
LATE Register	
PORTE Register	
PSP Mode Select	
(PSPMODE Bit) 133,	152
RE0/RD/AD8 Pin	152
RE1/WR/AD9 Pin	
RE2/CS/AD10 Pin	
TRISE Register	
PORTF	100
Associated Registers	141
Functions	
LATF Register	
PORTF Register	
TRISF Register	
PORTG	155
Associated Registers	1/5
Functions	
LATG Register	
PORTG Register	
TRISG Register PORTH	142
	4 4 0
Associated Registers	
Functions	
LATH Register	
PORTH Register	
TRISH Register	146
PORTJ	
Associated Registers	
Functions	
LATJ Register	
PORTJ Register	
TRISJ Register	149
Postscaler, WDT	
Assignment (PSA Bit)	157
Rate Select	
(T0PS2:T0PS0 Bits)	157
Power-down Mode. See Sleep.	
Power-on Reset (POR)	
Power-up Delays	
Power-up Timer (PWRT)	345
Prescaler	
Timer2	
Prescaler, Capture	
Prescaler, Timer0	
Assignment (PSA Bit)	157
Rate Select	
(T0PS2:T0PS0 Bits)	
Prescaler, Timer2	173
PRO MATE II Universal Device	
Programmer	409

Product Identification System	
Program Counter	
PCL, PCLATH and PCLATU	
Registers56	
Program Memory	
Instructions	
Two-Word	
Map and Stack for	
PIC18F6585/8585	
Map and Stack for	
PIC18F6680/868052	
Memory Access for	
PIC18F8X8X Modes52	
Memory Maps for	
PIC18F8X8X Modes53	
Reset Vector	
Program Memory Modes	
Extended Microcontroller	
Microcontroller	
Microprocessor with	
Boot Block	
Program Memory Write Timing	
Requirements	
Program Verification and	
Code Protection	
Associated Registers 359	
Configuration Register	
Protection	
Data EEPROM Code	
Protection	
Memory Code Protection	
PSP. See Parallel Slave Port.	
PUSH	
PWM (CCP Module)	
CCPR1H:CCPR1L Registers	
CCPR1L:CCPR1H Registers173	
Duty Cycle 173, 177	
Example Frequencies/	
Resolutions 174, 178	
Period	
Registers Associated with PWM	
and Limer2	
Setup for PWM Operation	
PWM (CCP Module) and Timer2	
Associated Registers	
PWM (ECCP Module)	
Effects of a Reset	
Enhanced PWM Auto-Shutdown184	
Full-Bridge Application	
Example182	
Full-Bridge Mode	
Direction Change	
Half-Bridge Mode	
Half-Bridge Output Mode	
Applications Example	
Output Configurations	
(Active-High State)	
(, , , , , , , , , , , , , , , , , , ,	

Output Relationships	
(Active-Low State)	179
Programmable Dead-Band Delay	184
PWM Direction Change (diagram)	183
PWM Direction Change at Near 100%	
Duty Cycle (diagram)	183
Setup for Operation	187
Start-up Considerations	186
Q	
Q Clock 173,	177

Q R

IX
RAM. See Data Memory.
RC Oscillator 24
RCALL
RCON Register 123
RCSTA Register
SPEN Bit 229
Register File 59
Register File Summary 67–77
Registers
ADCON0 (A/D Control 0) 249
ADCON1 (A/D Control 1) 250
ADCON2 (A/D Control 2) 251
BAUDCON (Baud Rate Control) 232
BIE0 (Buffer Interrupt Enable 0) 322
BnCON (TX/RX Buffer n Control,
Receive Mode) 297
BnCON (TX/RX Buffer n Control,
Transmit Mode) 298
BnDLC (TX/RX Buffer n Data Length
Code in Receive Mode) 304
BnDLC (TX/RX Buffer n Data Length
Code in Transmit Mode) 305
BnDm (TX/RX Buffer n Data Field Byte m
in Receive Mode) 303
BnDm (TX/RX Buffer n Data Field Byte m
in Transmit Mode) 303
BnEIDH (TX/RX Buffer n Extended
Identifier, High Byte in
Receive Mode) 301
BnEIDH (TX/RX Buffer n Extended
Identifier, High Byte in
Transmit Mode) 301
BnEIDL (TX/RX Buffer n Extended
Identifier, Low Byte in
Receive Mode) 302
BnEIDL (TX/RX Buffer n Extended
Identifier, Low Byte in
Transmit Mode) 302
BnSIDH (TX/RX Buffer n Standard
Identifier, High Byte in
Receive Mode) 299
BnSIDH (TX/RX Buffer n Standard
Identifier, High Byte in
Transmit Mode) 299
BnSIDL (TX/RX Buffer n Standard
Identifier, Low Byte in
Receive Mode)
,

BnSIDL (TX/RX Buffer n Standard
Identifier, Low Byte in
Transmit Mode)
BRGCON1 (Baud Rate Control 1)
BRGCON2 (Baud Rate Control 2)
BRGCON3 (Baud Rate Control 3)
BSEL0 (Buffer Select 0)
CANCON (CAN Control)
CANSTAT (CAN Status)
CCP1CON (CCP1 Control)
CIOCON (CAN I/O Control)
CMCON (Comparator Control)
COMSTAT
(CAN Communication Status)
CONFIG1H (Configuration 1 High)
CONFIG2H (Configuration 2 High)
CONFIG2L (Configuration 2 Low)
CONFIG3H (Configuration 3 High)
CONFIG3L (Configuration 3 Low)
CONFIG3L (Configuration Byte)
CONFIG4L (Configuration 4 Low)
CONFIG5H (Configuration 5 High)
CONFIG5L (Configuration 5 Low)
CONFIG6H (Configuration 6 High)
CONFIG6L (Configuration 6 Low)
CONFIG7H (Configuration 7 High)
CONFIG7L (Configuration 7 Low)
CVRCON (Comparator Voltage
Reference Control)
Device ID 1
Device ID 2
ECANCON (Enhanced CAN Control)
ECCP1AS (ECCP1 Auto-Shutdown
Control)
ECCP1DEL (ECCP1 Delay)
EECONI1 (Data EEPROM
Control 1) 85, 102
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)
INTCON3 (Interrupt Control 3)
IPR1 (Peripheral Interrupt
Priority 1)120
IPR2 (Peripheral Interrupt
Priority 2)
IPR3 (Peripheral Interrupt
Priority 3)122, 321
LVDCON (LVD Control)
MEMCON (Memory Control)
OSCCON (Oscillator Control)27
PIE1 (Peripheral Interrupt
Enable 1)117
PIE2 (Peripheral Interrupt
Enable 2)
PIE3 (Peripheral Interrupt
Enable 3)
PIR1 (Peripheral Interrupt
Request 1)
PIR2 (Peripheral Interrupt
Request 2)
PIR3 (Peripheral Interrupt
Flag 3)
J ,

PIR3 (Peripheral Interrupt
Request 3) 116
PSPCON (Parallel Slave Port
Control) 153
RCON (Reset Control) 35, 82, 123
RCSTA (Receive Status and
Control)
RXB0CON (Receive Buffer 0
Control)
RXB1CON (Receive Buffer 1
Control)
RXBnDLC (Receive Buffer n
•
Data Length Code)
RXBnDm (Receive Buffer n
Data Field Byte m)
RXBnEIDH (Receive Buffer n
Extended Identifier, High Byte) 294
RXBnEIDL (Receive Buffer n
Extended Identifier, Low Byte) 295
RXBnSIDH (Receive Buffer n
Standard Indentifier, High Byte) 294
RXBnSIDL (Receive Buffer n
Standard Identifier, Low Byte) 294
RXERRCNT (Receive Error Count)
RXFnEIDH (Receive Acceptance
Filter n Extended Identifier,
High Byte)
RXFnEIDL (Receive Acceptance
Filter n Extended Identifier,
Low Byte)
RXFnSIDH (Receive Acceptance
Filter n Standard Identifier Filter,
High Byte)
RXFnSIDL (Receive Acceptance
Filter n Standard Identifier Filter,
Low Byte)
RXMnEIDH (Receive Acceptance
Mask n Extended Identifier Mask,
High Byte) 308
RXMnEIDL (Receive Acceptance
Mask n Extended Identifier Mask,
Low Byte) 308
RXMnSIDH (Receive Acceptance
Mask n Standard Identifier Mask,
High Byte)
RXMnSIDL (Receive Acceptance
Mask n Standard Identifier Mask,
Low Byte)
SSPCON1 (MSSP Control 1
in SPI Mode)
SSPCON2 (MSSP Control 2
in I ² C Mode)
SSPSTAT (MSSP Status
in SPI Mode)190
Status
STKPTR (Stack Pointer)55
T0CON (Timer0 Control) 155
T1CON (Timer 1 Control) 159
T2CON (Timer2 Control) 162
T2CON (Timer2 Control)

TXBIE (Transmit Buffers
Interrupt Enable)
TXBnCON (Transmit Buffer n
Control)285 TXBnDLC (Transmit Buffer n
Data Length Code)
TXBnDm (Transmit Buffer n Data Field Byte m)287
TXBnEIDH (Transmit Buffer n
Extended Identifier, High Byte)
TXBnEIDL (Transmit Buffer n
Extended Identifier, Low Byte)
TXBnSIDH (Transmit Buffer n
Standard Identifier, High Byte)
TXBnSIDL (Transmit Buffer n
Standard Identifier, Low Byte)
TXSTA (Transmit Status and
Control)
WDTCON (Watchdog Timer
Control)
RESET
Reset
Reset, Watchdog Timer, Oscillator
Start-up Timer, Power-up Timer and
Brown-out Reset Requirements
RETFIE
RETLW
RETURN
Return Address Stack
and Associated Registers55 Stack Pointer (STKPTR)
Top-of-Stack Access
Revision History
RLCF
RLNCF
RRCF
RRNCF
S
SCK
SDI
SDO
Serial Clock, SCK 189
Serial Data In, SDI
Serial Data Out, SDO
Serial Peripheral Interface. See SPI.
SETF
SLEEP
Software Simulator
(MPLAB SIM)
Software Simulator
(MPLAB SIM30)

SPI	
Serial Clock	189
Serial Data In	
Serial Data Out	
Slave Select	
SPI Mode	
SPI Master/Slave Connection	
SPI Mode	190
	100
Master/Slave Connection	
SS	189
SSP	
TMR2 Output for Clock Shift 162,	
SSPOV Status Flag	219
SSPST <u>AT</u> Register	
R/W Bit 202, 2	203
Status Bits	
Significance and Initialization	
Condition for RCON Register	. 35
SUBFWP	
SUBLW	
SUBWF	
SUBWFB	
SWAPF	
	102
Т	
1	
-	
Table Pointer Operations	86
Table Pointer Operations (table)	
Table Pointer Operations (table) TBLRD	403
Table Pointer Operations (table) TBLRD TBLWT	403
Table Pointer Operations (table) TBLRD TBLWT Time-out in Various	403 404
Table Pointer Operations (table) TBLRD TBLWT Time-out in Various Situations	403 404 . 35
Table Pointer Operations (table)	403 404 . 35 . 34
Table Pointer Operations (table)	403 404 . 35 . 34
Table Pointer Operations (table)	403 404 . 35 . 34 155
Table Pointer Operations (table)	403 404 . 35 . 34 155 157
Table Pointer Operations (table)	403 404 . 35 . 34 155 157
Table Pointer Operations (table)	403 404 . 35 . 34 155 157 157
Table Pointer Operations (table)	403 404 . 35 . 34 155 157 157
Table Pointer Operations (table) TBLRD TBLRD TBLWT Time-out in Various Situations Time-out Sequence Timer0 16-bit Mode Timer Reads and Writes Associated Registers Clock Source Edge Select (T0SE Bit) Clock Source Select	403 404 . 35 . 34 155 157 157
Table Pointer Operations (table)	403 404 . 35 . 34 155 157 157
Table Pointer Operations (table) TBLRD TBLRD TBLWT Time-out in Various Situations Time-out Sequence Timer0 16-bit Mode Timer Reads and Writes Associated Registers Clock Source Edge Select (T0SE Bit) Clock Source Select	403 404 . 35 . 34 155 157 157 157
Table Pointer Operations (table) TBLRD TBLRD TBLWT Time-out in Various Situations Time-out Sequence Timer0 16-bit Mode Timer Reads and Writes Associated Registers Clock Source Edge Select (T0SE Bit) Clock Source Select (T0CS Bit) Operation	403 404 . 35 . 34 155 157 157 157 157
Table Pointer Operations (table) TBLRD TBLRD TBLWT Time-out in Various Situations Time-out Sequence Timer0 16-bit Mode Timer Reads and Writes Associated Registers Clock Source Edge Select (T0SE Bit) Clock Source Select (T0CS Bit).	403 404 . 35 . 34 155 157 157 157 157 157
Table Pointer Operations (table) TBLRD TBLWT Time-out in Various Situations Time-out Sequence Timer0 16-bit Mode Timer Reads and Writes Associated Registers Clock Source Edge Select (TOSE Bit) Clock Source Select (TOCS Bit) Operation Overflow Interrupt Prescaler	403 404 . 35 . 34 155 157 157 157 157 157
Table Pointer Operations (table) TBLRD TBLWT Time-out in Various Situations Time-out Sequence Timer0 16-bit Mode Timer Reads and Writes Associated Registers Clock Source Edge Select (TOSE Bit) Clock Source Select (TOCS Bit) Operation Overflow Interrupt Prescaler Switching Assignment	403 404 . 35 . 34 155 157 157 157 157 157
Table Pointer Operations (table) TBLRD TBLWT Time-out in Various Situations Time-out Sequence Timer0 16-bit Mode Timer Reads and Writes Associated Registers Clock Source Edge Select (TOSE Bit) Clock Source Select (TOCS Bit) Operation Overflow Interrupt Prescaler	403 404 . 35 . 34 155 157 157 157 157 157

 Timer1
 159

 16-bit Read/Write Mode
 161

 Associated Registers
 161

 Operation
 160

 Oscillator
 159, 161

 Overflow Interrupt
 159, 161

(CCP)..... 161, 171

TMR1H Register..... 159

TMR1L Register 159

Special Event Trigger

Special Event Trigger. See Compare.

Timer2	162
Associated Registers	163
Operation	
Postscaler. See Postscaler, Timer2.	
PR2 Register162, 1	73, 177
Prescaler. See Prescaler, Timer2.	
SSP Clock Shift1	62, 163
TMR2 Register	162
TMR2 to PR2 Match	
Interrupt162, 163, 1	73, 177
Timer3	
Associated Registers	166
Operation	165
Oscillator1	64, 166
Overflow Interrupt1	64, 166
Special Event Trigger	
(CCP)	166
TMR3H Register	164
TMR3L Register	164
Timing Diagrams	
A/D Conversion	
Acknowledge Sequence	222
Asynchronous Reception	
Asynchronous Transmission	238
Asynchronous Transmission	
(Back to Back)	238
Automatic Baud Rate	
Calculation	236
Auto-Wake-up Bit (WUE) During	
Normal Operation	242
Auto-Wake-up Bit (WUE)	
During Sleep	242
Baud Rate Generator with	
Clock Arbitration	216
BRG Reset Due to SDA Arbitration During	
Start Condition	225
Brown-out Reset (BOR)	433
Bus Collision During a Repeated	
Start Condition (Case 1)	226
Bus Collision During a Repeated	
Start Condition (Case 2)	226
Bus Collision During a Stop Condition	
(Case 1)	227
Bus Collision During a Stop Condition	
(Case 2)	227
Bus Collision During Start Condition	
(SCL = 0)	225
Bus Collision During Start Condition	
(SDA only)	224
Bus Collision for Transmit and	
Acknowledge	223
Capture/Compare/PWM	
(All CCP Modules)	435
CLKO and I/O	
Clock Synchronization	
Clock/Instruction Cycle	
Example SPI Master Mode	
(CKE = 0)	437
Example SPI Master Mode	-
(CKE = 1)	438
· · · ·	

(CKE = 0)
Example SPI Slave Mode
(CKE = 1)
External Clock (All Modes
except PLL) 428
External Program Memory Bus
(16-bit Mode)
First Start Bit
Full-Bridge PWM Output
Half-Bridge PWM Output
I ² C Bus Data
I ² C Bus Start/Stop Bits
1° C Bus Start/Stop Bits
I ² C Master Mode (7 or
10-bit Transmission)
I ² C Master Mode
(7-bit Reception) 221
I ² C Slave Mode (10-bit Reception,
SEN = 0)
I ² C Slave Mode (10-bit Reception,
SEN = 1)
I ² C Slave Mode
(10-bit Transmission)
I ² C Slave Mode (7-bit Reception,
SEN = 0)
I ² C Slave Mode (7-bit Reception,
SEN = 1)
I ² C Slave Mode
(7-bit Transmission) 205
Low-Voltage Detect 272
Master SSP I ² C Bus Data 443
Master SSP I ² C Bus
Start/Stop Bits 443
Parallel Slave Port
(PIC18FXX8X)
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1,
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1,
(PIC18FXX8X)436Parallel Slave Port (PSP)154Read154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186
(PIC18FXX8X) 436 Parallel Slave Port (PSP) 154 Parallel Slave Port (PSP) 153 Write 153 Program Memory Read 430 Program Memory Write 431 PWM Auto-Shutdown (PRSEN = 0, 186 PWM Auto-Shutdown (PRSEN = 1, 186 PWM Output 173 Repeat Start Condition 218
(PIC18FXX8X)436Parallel Slave Port (PSP)154Read154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT),100
(PIC18FXX8X)436Parallel Slave Port (PSP)154Read154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST)
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT)432
(PIC18FXX8X)436Parallel Slave Port (PSP)154Read154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT)432Send Break Character Sequence243
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT)432Send Break Character Sequence243Slave Mode General Call Address
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT)432Send Break Character Sequence243Slave Mode General Call Address Sequence (7 or 10-bit153
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT)432Send Break Character Sequence243Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)212
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT)432Send Break Character Sequence243Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)212Slave Synchronization195
(PIC18FXX8X)436Parallel Slave Port (PSP)154Parallel Slave Port (PSP)153Write153Program Memory Read430Program Memory Write431PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled)186PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled)186PWM Output173Repeat Start Condition218Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT)432Send Break Character Sequence243Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)212Slave Synchronization195Slow Rise Time (MCLR Tied to VDD
$\begin{array}{c} (\operatorname{PIC18FXX8X}) & \qquad 436\\ \operatorname{Parallel Slave Port (PSP)} & \qquad 154\\ \operatorname{Parallel Slave Port (PSP)} & \qquad 153\\ \operatorname{Program Memory Read} & \qquad 430\\ \operatorname{Program Memory Write} & \qquad 431\\ \operatorname{PWM Auto-Shutdown (PRSEN = 0, \\ \operatorname{Auto-Restart Disabled}) & \qquad 186\\ \operatorname{PWM Auto-Shutdown (PRSEN = 1, \\ \operatorname{Auto-Restart Enabled}) & \qquad 186\\ \operatorname{PWM Output} & \qquad 173\\ \operatorname{Repeat Start Condition} & \qquad 218\\ \operatorname{Reset, Watchdog Timer (WDT), \\ \operatorname{Oscillator Start-up Timer (OST)} \\ \operatorname{and Power-up Timer (PWRT)} & \qquad 432\\ \operatorname{Send Break Character Sequence} & \qquad 243\\ \operatorname{Slave Mode General Call Address} \\ \operatorname{Sequence (7 or 10-bit} \\ \operatorname{Address Mode}) & \qquad 212\\ \operatorname{Slave Synchronization} & \qquad 195\\ \operatorname{Slow Rise Time (\overline{MCLR} Tied to VDD} \\ \operatorname{via 1 k\Omega Resistor}) & \qquad 50\\ \end{array}$
$\begin{array}{c} (\operatorname{PIC18FXX8X}) & \qquad 436\\ \operatorname{Parallel Slave Port (PSP)} & \qquad 154\\ \operatorname{Parallel Slave Port (PSP)} & \qquad 153\\ \operatorname{Program Memory Read} & \qquad 430\\ \operatorname{Program Memory Write} & \qquad 431\\ \operatorname{PWM Auto-Shutdown (PRSEN = 0, \\ \operatorname{Auto-Restart Disabled}) & \qquad 186\\ \operatorname{PWM Auto-Shutdown (PRSEN = 1, \\ \operatorname{Auto-Restart Enabled}) & \qquad 186\\ \operatorname{PWM Output} & \qquad 173\\ \operatorname{Repeat Start Condition} & \qquad 218\\ \operatorname{Reset, Watchdog Timer (WDT), \\ \operatorname{Oscillator Start-up Timer (OST)} \\ \operatorname{and Power-up Timer (PWRT)} & \qquad 432\\ \operatorname{Send Break Character Sequence} & \qquad 243\\ \operatorname{Slave Mode General Call Address} \\ \operatorname{Sequence (7 or 10-bit} \\ \operatorname{Address Mode}) & \qquad 212\\ \operatorname{Slave Synchronization} & \qquad 195\\ \operatorname{Slow Rise Time (MCLR Tied to VDD \\ \operatorname{via 1 k\Omega Resistor}) & \qquad 50\\ \operatorname{SPI Mode (Master Mode)} & \qquad 194\\ \end{array}$
$\begin{array}{c} (\operatorname{PIC18FXX8X}) & \qquad 436\\ \operatorname{Parallel Slave Port (PSP)} & \qquad 154\\ \operatorname{Parallel Slave Port (PSP)} & \qquad 153\\ \operatorname{Program Memory Read} & \qquad 430\\ \operatorname{Program Memory Write} & \qquad 431\\ \operatorname{PWM Auto-Shutdown (PRSEN = 0, \\ \operatorname{Auto-Restart Disabled}) & \qquad 186\\ \operatorname{PWM Auto-Shutdown (PRSEN = 1, \\ \operatorname{Auto-Restart Enabled}) & \qquad 186\\ \operatorname{PWM Output} & \qquad 173\\ \operatorname{Repeat Start Condition} & \qquad 218\\ \operatorname{Reset, Watchdog Timer (WDT), \\ \operatorname{Oscillator Start-up Timer (OST)} \\ \operatorname{and Power-up Timer (PWRT)} & \qquad 432\\ \operatorname{Send Break Character Sequence} & \qquad 243\\ \operatorname{Slave Mode General Call Address} \\ \operatorname{Sequence (7 or 10-bit} \\ \operatorname{Address Mode}) & \qquad 212\\ \operatorname{Slave Synchronization} & \qquad 195\\ \operatorname{Slow Rise Time (MCLR Tied to VDD)} \\ \operatorname{via 1 k\Omega Resistor}) & \qquad 50\\ \operatorname{SPI Mode (Slave Mode with} \end{array}$
$\begin{array}{c} (\operatorname{PIC18FXX8X}) & \qquad 436\\ \operatorname{Parallel Slave Port (PSP)} & \qquad 154\\ \operatorname{Parallel Slave Port (PSP)} & \qquad 153\\ \operatorname{Program Memory Read} & \qquad 430\\ \operatorname{Program Memory Write} & \qquad 431\\ \operatorname{PWM Auto-Shutdown (PRSEN = 0, \\ \operatorname{Auto-Restart Disabled}) & \qquad 186\\ \operatorname{PWM Auto-Shutdown (PRSEN = 1, \\ \operatorname{Auto-Restart Enabled}) & \qquad 186\\ \operatorname{PWM Output} & \qquad 173\\ \operatorname{Repeat Start Condition} & \qquad 218\\ \operatorname{Reset, Watchdog Timer (WDT), \\ \operatorname{Oscillator Start-up Timer (OST)} \\ \operatorname{and Power-up Timer (PWRT)} & \qquad 432\\ \operatorname{Send Break Character Sequence} & \qquad 243\\ \operatorname{Slave Mode General Call Address} \\ \operatorname{Sequence (7 or 10-bit} \\ \operatorname{Address Mode}) & \qquad 212\\ \operatorname{Slave Synchronization} & \qquad 195\\ \operatorname{Slow Rise Time (MCLR Tied to VDD \\ \operatorname{via 1 k\Omega Resistor}) & \qquad 50\\ \operatorname{SPI Mode (Master Mode)} & \qquad 194\\ \end{array}$

SPI Mode (Slave Mode with
CKE = 1)
Stop Condition Receive or
Transmit Mode222
Synchronous Reception
(Master Mode, SREN)246
Synchronous Transmission244
Synchronous Transmission
(Through TXEN)245
Time-out Sequence on POR w/PLL
Enabled (MCLR Tied to VDD
via 1 k Ω Resistor)
Time-out Sequence on Power-up
(MCLR Not Tied to VDD)
Case 1
Case 2
Time-out Sequence on Power-up
(MCLR Tied to VDD
via 1 k Ω Resistor)
Timer0 and Timer1 External Clock 433
Transition Between Timer1 and OSC1
(EC with PLL Active, SCS1 = 1)
Transition Between Timer1 and OSC1
(HS with PLL Active, SCS1 = 1)
Transition Between Timer1 and OSC1
(HS, XT, LP)28
Transition Between Timer1 and
OSC1 (RC, EC)
Transition from OSC1 to
Timer1 Oscillator28
USART Synchronous Receive
(Master/Slave) 445
USART Synchronous Transmission
(Master/Slave) 445
Wake-up from Sleep via Interrupt
TRISE Register
PSPMODE Bit133, 152
TSTFSZ
Two-Word Instructions
Example Cases58
TXSTA Register
BRGH Bit 233
U

USART		
Asynchronous M	ode	
12-bit Break	Transmit and	
Receiv	e	
Associated	Registers, Receive	241
Associated	Registers, Transmit	
Auto-Wake-	up on Sync Break	
Receiver		
Setting up 9	-bit Mode with	
Addres	s Detect	
Transmitter.		

Baud Rate Generator (BRG) 23	
Associated Registers 23	33
Auto-Baud Rate Detect 23	6
Baud Rate Error, Calculating 23	33
Baud Rates, Asynchronous	
Modes 23	34
High Baud Rate Select	
(BRGH Bit) 23	33
Sampling 23	33
Serial Port Enable (SPEN Bit) 22	29
Synchronous Master Mode24	
Associated Registers,	
Reception	6
Associated Registers,	
Transmit	5
Reception24	6
Transmission24	4
Synchronous Slave Mode24	7
Associated Registers,	
Receive	8
Associated Registers,	
Transmit	7
Reception24	8
Transmission 24	7
USART Synchronous Receive	
Requirements 44	5
USART Synchronous Transmission	
Requirements 44	5
V	
V	
Voltage Reference Specifications 42	23

w

Wake-up from Sleep	357
Using Interrupts	357
Watchdog Timer (WDT)	
Associated Registers	
Control Register	
Postscaler	
Programming Considerations	
RC Oscillator	355
Time-out Period	
WCOL	217
WCOL Status Flag 217, 218, 219, 2	222
WWW, On-Line Support	7
x	
XORLW	405

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
From	rom: Name		
	Company		
	Address		
		FAX: ()	
Appli	ication (optional):		
Woul	ld you like a reply?YN		
Devi	ce: PIC18F6585/8585/6680/8680	Literature Number: DS30491C	
Ques	stions:		
1. V	What are the best features of this docum	nent?	
_			
2. ⊦	How does this document meet your hard	dware and software development needs?	
_			
_			
3. E	Do you find the organization of this docu	ument easy to follow? If not, why?	
_			
_			
4. V	What additions to the document do you	think would enhance the structure and subject?	
-			
-			
5. V	What deletions from the document could	d be made without affecting the overall usefulness?	
_			
_			
6. l:	5. Is there any incorrect or misleading information (what and where)?		
-			
7. F	How would you improve this document?		
_			
-			

PIC18F6585/8585/6680/8680 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	− X /XX XXX Temperature Package Patter Range	 Examples: a) PIC18LF6680 - I/PT 301 = Industrial temp., TQFP package, Extended VDD limits, QTP pattern #301. b) PIC18F8585 - I/PT = Industrial temp.,
Device	PIC18FXX8X ⁽¹⁾ , PIC18FXX8XT ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LFXX8X ⁽¹⁾ , PIC18LFXX8XT ⁽²⁾ ; VDD range 2.0V to 5.5V	TQFP package, normal VDD limits. c) PIC18F8680 - E/PT = Extended temp., TQFP package, standard VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack)	Note 1: F = Standard Voltage Range LF = Extended Voltage Range
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	2: T = in tape and reel



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose 1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402. 24th Floor. Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 China - Shanghai

Room 701, Bldg. B

Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571 China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Via Quasimodo, 12 20025 Legnano (MI)

Milan, Italy Tel: 39-0331-742611

Fax: 39-0331-466781 Netherlands

P. A. De Biesbosch 14

NL-5152 SC Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340

United Kingdom

505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/17/04