

8-CHARACTER 2-LINE DOT MATRIX LCD CONTROLLER DRIVER WITH EXTENSION FUNCTION

GENERAL DESCRIPTION

The NJU6468 is a Dot Matrix LCD controller driver for 8-character 2-line display with extension function up to 40-character 2-line display.

It contains microprocessor interface circuits, instruction decoder controller, character generator ROM/ RAM, high voltage operation common and segment drivers, and extension driver interface circuits.

The microprocessor interface circuits which operate by 2MHz frequency, can be connected directly to 4/8bit microprocessor.

The character generator consists of 12k bits ROM and 64 bytes RAM. The standard version ROM is coded with 240 characters including capital and small letter fonts and some of Japanese fonts.

The high voltage operation 16-common and 40-segment drivers operate up to 13.5V, and drive up to 8-character 2-line display in single NJU6468 use.

The extension driver interface circuits enable combinations with NJU6407C or NJU6417C to increase the display capacity up to 40-character 2-line or 80-character 1-line.

FEATURES

- 5 x 7 and 5 x 10 Fonts with Cursor Display
- 4/8 Bits Nicroprocessor Direct Interface
- ; Maximum 80 Characters Display Data RAM (80 x 8 bits)
- Character Generator ROM (12,000 bits) ; 240 Characters for 5 x 10 Dots
 Character Generator RAM (64 x 8 bits) ; 8 Patterns(5x7 Dots) and 4 Patterns(5x10 Dots)
- Microprocessor can access to Display Data RAM and Character Generator RAM
- High Voltage LCD Driver ; 16-Common / 40-Segment
- Programmable Duty Ratio ; 1/8 Duty for 5x 7 Dots + Cursor, 1 Line
 - 1/11 Duty for 5x10 Dots + Cursor, 1 Line

1/16 Duty for 5x 7 Dots + Cursor, 2 Lines

Number of Maximum Display Characters

Display Line	Duty factor	Extension	NJU6468	NJU6407C	Display Capacity			
		Not provided		-	8-character 1-line			
1 Line 2 Lines	1/8,1/11 Duty	Provided	1	9 pcs	80-character 1-line			
		Not provided	1 pcs	-	8-character 2-line			
	1/16 Duty	Provided	1	4 pcs	40-character 2-line			

 Useful Instruction Set; Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift

Power On Initialize Circuits On-chip

Oscillation Circuit On-chip (External Resistor or Ceramic Resonator Required)


- Low Power Consumption
- Operating Voltage (Except LCD Driving Voltage) --- + 5 V / + 3 V
- ---- Chip Package Outline
- C-MOS Technology

PACKAGE OUTLINE

NJU6468C

BLOCK DIAGRAM

JRC



TERMINAL DESCRIPTION

PAD No.	SYMBOL	FUNCTION
26-30	V1 - V5	LCD Driving Power Source
33 23	VDD VSS	Power Source(+ 5V / + 3V) Power Source(0V)
24 25	OSC1 OSC2	Oscillation Terminals; External R or Ceramic Resonator connect to these terminals. For external clock operation, the clock should be input on OSC1.
36	RS	Register selection signal input "0" : Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1" : Data Register (Writing / Reading)
37	R/W	Read / Write selection signal input "0" : Write, "1" : Read
38	Ш	Read / Write activation signal input
43-46	DB4 – DB7	3-state Data Bus (Upper) to transfer the data between MPU and NJU6468 . DB7 is also used for the Busy Flag reading.
39-42	DB0 – DB3	3-state Data Bus (Lower) to transfer the data between MPU and NJU6468 . These bus are not used in the 4bit operation.
31	CL1	Data Latch Clock Output Terminal : To latch the serial data D sent to the Extension Driver.
32	CL2	Data Shift Clock Output Terminal : Shifts the serial data D.
34	М	Alternating signal for LCD Driving Output Terminal.
35	D	Serial Data Output Terminal : The serial character pattern data output correspond to the each common signals. "0" : No-active, "1" : Active
47-62	COM1 – COM16	LCD Common driving signal No use terminals output no-active signal, or COM9 to COM16 output no-active signal in the 1/8 duty operation and COM12 to COM16 output no-active signal in the 1/11 duty operation.
1-22 63-80	SEG22 – SEG1 SEG40 – SEG23	LCD Segment driving signal

New Japan Radio Co.,Ltd.

FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6468 incorporates two 8-bit registers, an Instruction Register(IR) and a Data Register(DR). The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM(DD RAM) and Character Generator RAM(CG RAM).

The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading. These two registers are selected by the selection signal RS as shown below.

Table 1. shows register operation controlled by RS and R/W signals.

Table 1. Register	r Operation
-------------------	-------------

RS	R∕₩	Selected Register	Operation
0	0	10	Write
0	1	- 1K -	Read busy flag(DB7) and address counter(DB $_{0}\sim$ DB $_{6}$)
1	0	DD.	Write (Register(DR) to DD RAM or CG RAM)
1	1	DR	Read (DD RAM or CG RAM to Register(DR))

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction reading is inhibited.

The busy flag(BF) is output at DB7 when RS="0" and R/W="1" as shown in table 1.

The next instruction should be written after the busy flag(BF) goes to "O".

(1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to the Counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from $DB_6 \sim DB_0$ when RS="0" and R/W="1" as shown in Table 1.

New Japan Radio Co., Ltd.

(1-4) Display Data RAM (DD RAM)

The display data RAM (DD RAM) consists of 80 x 8 bits stores up to 80-character display data represented in 8-bit code.

The unused display data memory area in the DD RAM can be used as a general data memory area. The DD RAM address data set in the address counter(AC) is represented in Hexadecimal.

	← High	er ord	ler bit		Lower	ordei	r bit→	(Examp	ole) D	D RAM	address	s " 4F	. "	
AC	AC ₆	AC5	AC4	AC3	AC ₂	AC ₁	ACo		1	0	0	1.0	1	1	1
	← He	xadeci	mal →	⊷	Hexade	ecimal	→			4	>	← – –		F	>

(1-4-1) 1-Line Display (Function set code N=0)

The relation between DD RAM address and display position on the LCD is shown below.

(a) 8-character 1-line display using one NJU6468.

In case of the 8-character display using one NJU6468, the relation between DD RAM address and display positions on the LCD is as follows:

	· 1	2	3	4	5	6	7	8	←Display Position
1st Line	00	01	02	03	04	05	06	07	Position ←DD RAM Address (Hexadecimal)

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display) $(00) \leftarrow 01 02 03 04 05 06 07 08$

		hift						
4F	00	01	02	03	04	05	06	→ (07)

(b) 16-character 1-line display using one NJU6468 and one NJU6407C/07CR.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	←Display Position
lșt Line	00	01	02	03	04	05	06	07	08	09	0A	OB	00	OD	0E	OF	Position ←DD RAM Address (Hexadecimal)

When the display shift is performed, the DD RAM address changes as follows:

(Lef	t Sh	ift	Disp	lay)											
(00)←	01	02	03	04	05	06	07	08	09	0A	OB	0C	0D	0E	0F	10	
(Rig	ht S															
	4F	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	→(0F)

New Japan Radio Co., Ltd.



(c) More than 16-character 1-line display using one NJU6468 and more than 2 of NJU6407C/ 07CR.

As each additional NJU6407C/07CR can add another 8-character, up to 80-character can be displayed by connecting nine(9) of NJU6407C/07CR externally.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	to	32
1st Line	00	01	02	03	04	05	06	07	08	09	0A	OB	0C	0D	0E	0F	10 ·	-17	18 –1F
				NJU6 Disp	468 I ay	L		>	~ -		NJU	6407 DDis	C/07 play	CR			NJU	6407(2)~(3	C/O7CR DDisp.
	~			3	3 t	.o 7	2	_		·>	73	74	75	76	77	78	79	80	←Display Position
	20	-27	27	-2F	30	-37	38	-3F	40	-47	48	49	4A	4B	4C	4D	4E	4F	←DD RAM Address (Hexadecimal)
	~			NJ	1U640 4)~()7C/0 8Dis	7CR				~ -	·	NJU	6407 90 is	C/07	CR		-	

(1-4-2) 2-Line Display (Function set code N=1)

The relation between DD RAM address and display position on the LCD is shown below:

	1	2	3	4	5	6	7	8	9	10	11	12	37	38	39	40	←Display Position
1șt Line	00	01	02	03	04	05	06	07	08	09	0A	OB	 24	25	26	27	DD RAM Address
2nd Line	40	41	42	43	44	45	46	47	48	49	4A	4B	 64	65	66	67	(Hexadecimal)

Note : In the 2-line display mode, the 1st and 2nd line address are defined as (00)_H to (27)_H and (40)_H to (4F)_H. Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.

(a) 8-character 2-line display using one NJU6468.

1.1	1	2	3	4	5	6	7	8	←Display Position
1șt Line 2nd Line	00	01	02	03	04	05	06	07	TO RAM Address
Znd Line	40	41	42	43	44	45	46	47	DD RAM Address ← (Hexadecimal)

When the display shift is performed, the DD RAM address changes as follows:

(Lef	t Sh	ift	Disp	lay)		
(00)←								
(40)←	41	42	43	44	45	46	47	48

			Dis					
								→ (07)
67	40	41	42	43	44	45	46	→ (47)

(b) 16-character 2-line display using one NJU6468 and one NJU6407C/07CR.

. .	1	2	3	4	5	6	7		9	10	11	12	13		15	16	←Display Position
lst Line	00	01	02	03	04	05	06	07	08	09	0A	OB	0C	0D	0E	0F	<i>←</i>
Line 2nd Line	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F.	DD RAM Address ← (Hexadecimal)
	<u> </u>		NJU6			play			~							_→	

When the display shift is performed, the DD RAM address changes as follows:

```				Disp		)										
(00)←																
(40)←	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50

(Right Shift Display)

27	00	01	02	03	04	05	06	07	08	09	0A	OB	0C	OD	0E	→(0F)
67	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	→(4F)

( c ) More than 16-character 2-line display using one NJU6468 and more than 2 of NJU6407C/ 07CR.

As each additional NJU6407C/07CR can add another 8-character 2-line, up to 40-character 2-line can be displayed by connecting four(4) of NJU6407C/07CR externally.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
1șt Line	00	01	02	03	04	05	06	07	08	09	0A	OB	0C	OD	0E	0F	10	11	12	13	
Line 2nd Line	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	51	52	53	
	<u>~</u>	N	JU64	68	Disp	lay		<b>→</b>	<b>~</b>	NJU	6407	C/07	CR①	Dis	play	>	← N	JU64	07C/		l② Disp.
	21	22	00	~	<b>0F</b>	00	67	~~	20	20	24	20	22	14	25	36	37	38	39	40	Diaplay
	21	22	23	24	25	26	21	28	29	30	31	32	33	34	35	30	31	- 30	35	40	
[	14	15	23 16	24 17	25 18	26 19	27 1A	28 1B	29 10	30 1D	31 1E	32 1F	33 20	34 21	35 22	23	24	25	26	40 27	←Display Position ←
	14 54	15 55	23 16 56	24 17 57			27 1A 5A										1			40 27 67	Position ← DD RAM ← Address (Hexadecimal)

#### (1-5) Character Generator ROM (CG ROM)

The Character Generator ROM(CG ROM) generates 5 x 7 dots or 5 x 10 dots character patterns represented in 8-bit character codes.

The storage capacity is up to 240 kinds of 5 x 10 dots character patterns (in case of  $5 \times 7$  dots display mode, upper 5 x 7 dots of 5 x 10 dots are displayed).

The correspondence between character code and standard character pattern of NJU6468 is shown in Table 2-1 and 2-2.

User-defined character patterns ( Custom Font ) are also available by mask option.

New Japan Radio Co.,Ltd.

# Table 2-1. CG ROM Character Pattern ( ROM version -00 )

$\square$							Upi	per 4-	bit (	Hexad	lecim	al)					
		0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	0	CGRAM (01) (01)						••	:::·						···.		
	1	(02)		:					·::::						÷;	·	
	2	(03)		11								:	·:	· ·			
	3	(04)			••		:	:	·			!	::::::::::::::::::::::::::::::::::::::		÷	:	::: <b>:</b> :
	4	(05)		::::					· <b>!</b>	r		••				<b>.</b>	::::
te te	5	(06) (03)			•		!	:	I!			:: `					·
cimal )	6	(07)							:!					••••			
Hexade	7	(08)		;	;				II								
Lower 4-bit ( Hexadecimal )	8	(01)														.,"	
Lower	9	(02)			••				·!			•::•		·		•••	
	A	(03)		::	::										·		:#:
	В	(04) (06)		- <b>!</b>	::				•			7				**	
	C	(05)		:	•							:::	<b>:</b>			:::·	<b>;</b>
	D	(06)		•••••										•••••	·····		
	E	(07)		::			1							:::			
	F	(08)					•••••		÷			:::	·		:::		

$\square$				• • • •			Up	per 4-	bit (	Hexa	decima	al)					
	$\backslash$	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	0	CGRAM (01) (01)						•	<b>.</b>	:			•				<b>.</b>
	1	(01)	•••••	:					•	 		i	••			·	:
	2	(03)		::					••••				•••				
	3	(04)			•		·	:		·:::			•			÷	<b>.</b>
	4	(05)							·····	•		•	•	÷			
	5	(06)			·						::				<u>.</u>		Ţ
adecimal	6	(07)	·				•••		••		.:. !						<b>.</b>
t ( Hexa	7	(08)		:				·	<u></u> .	:	·				:**	١	
Lower 4-bit ( Hexadecimal	8	(01)			::			ŀ			·•••		•••••	÷	::	₩.	
Low	9	(02)	•		·!		•• •		·!			:	·:				
	A	(03)	•••	· •	11 11			·]			::		·			<b>.</b>	
	В	(04)			::		<b>.</b>		÷			·	*::	<b>!</b>		<b>!</b>	
	C	(05)	•••••	:	•		•••								::::	:	
	D	(06)		•••••				ÎÎ		•••		::	<b>;</b>				
	E	(07)						<b>!</b> ":	••••				•				
	F	(08)						::	<u>.</u>		֥	<b>:</b> :::					

Table 2-2. CG ROM Character Pattern ( ROM version -02 )

JRC

5



#### (1-6) Character Generator RAM ( CG RAM )

The character generator RAM (CG RAM) can store any kind of character pattern in 5 x 10 or 5 x 7 dots written by the user program to display user's original character pattern.

The CG RAM can store 8 kind of character in 5 x 7 dots mode and 4 kind of character in 5 x 10 dots mode.

To display user's original character pattern stored in the CG RAM, the address data  $(00)_{H}$  - $(07)_{\rm H}$  or  $(08)_{\rm H}$  -  $(0F)_{\rm H}$  should be written to the DD RAM as shown in Table 2-1 and 2-2.

Table 3-1 and 3-2. show the correspondence among the character pattern, CG RAM address and Data.

Unused memory area of the CG RAM can also be used as the general data memory area.

Table 3-1. Correspondence of CG RAM address, DD RAM character code

and CG RAM character pattern ( $5 \times 7 \text{ dots}$ ).

Character Code	CG RAM	Character Pattern	
(DD RAM Data)	Address	(CG RAM Data)	
r "]			
Upperbit Lowerbit	Upper Lower	<u>Upperbit</u> Lowerbit	
0000*000	$\begin{array}{c} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$	* * *       1 1 1 0         0 0 0       0 0         0 0 0       0         0 0 0       0         0 0 0       0         0 0 0       0         0 0 0       0         0 0 0       0         0 0 0       0         0 0 0       0         0 0 0       0         * * *       0 0 0	Character Pattern Example (1) ←Cursor Position
0000*001	$\begin{array}{c} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$	* * * * 0 0 0 0	Character Pattern Example (2) ←Cursor Position
	0 0 0	* * * ¦	
	001	•	
			* : Don't Care
0000*111	1 1 1 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 1 1 0	* * *	

Notes : 1. Character code bit 0 to 2 correspond to the CG RAM add. 3 to 5(3bits:8 patterns). 2. CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor

position regardless of cursor existence.

- 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above. The bits 5 to 7 of the CG RAM are not appear on the display (no meaning for the display), but memory elements are existing, therefore it can be used as the general purpose RAM.
- 4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 to 2. Therefore, the address  $(00)_{\rm H}$  and  $(08)_{\rm H}$ ,  $(01)_{\rm H}$  and  $(09)_{\rm H}$ , -----,  $(07)_{\rm H}$  and  $(0F)_{\rm H}$  select the same character pattern as shown in Table 2-1, 2-2 and Table 3-1. 5. "1" for CG RAM data corresponds to display On and "0" to display Off.

New Japan Radio Co., Ltd.



Character Code	CG RAM	Character Pattern	
(DD RAM Data)	Address	(CG RAM Data)	
76543210	543210	76543210	
Upperbit Lowerbit	Upper Lower	Upperbit Lowerbit	
0000*00*	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* * * : 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Character Patten Example (3) ←Cursor Position
	$\begin{array}{c} 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 \end{array}$	* * * * * * * * * * * *	
	0000	* * *	
L	0001		
			* : Don't Care
0000*11*	1 1 1 0 0 1 1 0 1 0	* * *	
	1011	* * * * * * * * *	
	1100		

Table 3-2. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern ( 5 x 10 dots ).

- Notes : 1. Character code bit 1 and 2 correspond to the CG RAM address 4 and 5(2bits:4 patterns).
  - 2. CG RAM address 0 to 3 designate character pattern line position. The 11th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 11th line should be "0". If there is "1" in the 11th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.
    2. Character pattern pattern provide the pattern of the cursor is a factor of the cursor because the cursor as 5 x 7 data rada.

  - Character pattern row position are the same as 5 x 7 dots mode.
     CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 1 and 2. Therefore, the address (00)_H,(01)_H,(08)_H and (09)_H, (02)_H,(03)_H,(10)_H and (1A)_H for example, select the same character pattern as shown in Table 2-1, 2-2, and Table 3-2.
     "1" for CG RAM data corresponds display On and "0" for display Off.

New Japan Radio Co., Ltd.

#### (1-7) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

This circuits also generate timing signals to control the extension driver like as NJU6407C/ 07CR.

#### (1-8) LCD Driver

LCD driver consist of 16-common driver and 40-segment driver.

When the character font and line number are selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The extension driver for example NJU6407C/07CR's segment driver structure is as same as NJU 6468 segment driver. The 40 bits of character pattern data are shifted in the shift-register and latched when the 40 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

The serial data output transfers the serial data to the cascade connection extension driver like as NJU6407C/07CR, to extend display capacity.

Since the serial data always transfer from the last character pattern (last address display data in the DD RAM) and latched when the top of character pattern (top address display data in the DD RAM) read out from the DD RAM, the NJU6468 always display from the top character and every extended extension driver display following character than front.

#### (1-9) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is  $(08)_{H}$ , a cursor position is shown as follows:

	AC ₆	AC5	AC ₄	AC₃	AC2	AC1	ACo							
(AC)	0	0	0	1	0	0	0							·
1 1	1	2	3	4	5	6	7	8	9	10	11	12		← Display position
1-Line Display	00	01	02	03	04	05	06	07	08	09	0A	OB		← DD RAM address (Hexadecimal)
								-	1	Curs	or p	osit	ion	(nexadecrinar)
	1	2	3	4	5	6	7	8	9	10	11	12		← Display position
2-Line	00	01	02	03	04	05	06	07	08	09	0A	OB		← DD RAM address
Display	40	41	42	43	44	45	46	47	48	49	4A	4B		← DD RAM address ← (Hexadecimal)
									1	Curs	or p	osit	ion	

(Note) The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.


New Japan Radio Co., Ltd.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.

#### (2) Power on Initialization by internal circuits

The NJU6468 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after  $V_{DD}$  rises to 4.5V.

#### Initialization flow is shown below:



#### (3) Instructions

The NJU6468 incorporates two registers, an Instruction Register(IR) and a Data Register(DR). These two registers store control information temporarily to allow interface between NJU6468 and MPU or peripheral ICs operating different cycles. The operation of NJU6468 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB₀ to DB₇).

Table 4. shows each instruction and its operating time.

Note) The execution time mentioned in Table 4. based on fcp or fosc=250kHz. If the oscillation frequency is changed, the execution time is also changed.

Table 4. Ta	Die	01 11		ucti	-							EVEO
INSTRUCTIONS	RS	R/W		C DB6	O DB5	D DB₄	E. DB₃	DB2	DB 1	DBo	DESCRIPTION	EXEC TIME
Non-operation	0	0	0	0	0	0	0	0	0	0	Non-operation. Only takes judge- ment machine cycle.	40us
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1.64ms
Return Home	0	0	0	0	0	0	0	0	1	<b>*</b>	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	1.64ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. I/D=1:Increment, I/D=0:Decrement S=1:Accompanies display shift	40us
Display On/Off Control	0	0	0	0	0	0	1	D	C	В	Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B).	40us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	40us
Function Set	0	0	0		<b>1</b> 57 7.6	DL	N	F	*	<b>*</b> 2019 8	Sets interface data length(DL), number of display lines(N) and character font(F). DL=1 : 8 bits , DL=0 : 4 bits N=1 : 2 lines , N=0 : 1 line F=1 : 5x10 dots, F=0 : 5x7 dots	40us
Set CG RAM Address	0	0	0	1	*		A	cG		>	Sets CG RAM address. After this instruction, the data is trans- ferred on CG RAM.	40us
Set DD RAM Address	0	0	1	<b>*</b> -			Add			>	Sets DD RAM address. After this instruction, the data is trans-ferred on DD RAM.	40us
Read Busy Flag & Address	0	1	BF	<b>~</b>			Ac				Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	Ous
Write Data to CG or DD RAM	1	0	*	·		Writ	e Da	ta			Writes data into DD or CG RAMs.	40us
Read Data from CG or DD RAM	1	1	*			Read	Dat	a		>	Reads data from DD or CG RAMs.	60us
Explanation of Abbreviation	DD Aca AC		: 00	RAN	l ado	lress	. A	DD	DD	RAM a	racter generator RAM ddress, Corresponds to cursor addre f DD and CG RAMs	ess

-New Japan Radio Co.,Ltd.

Table 4. Table of Instructions

* = Don't care

5



#### (3-1) Description of each instructions

(a) NOP (Non operation)

						DB3			the second s
Code	0	0	0	0	0	0	0	0	0

Non operation instruction. It consumes certain judgement machine cycles only.

(b) Clear Display

	RS	R/W	DB7	<b>DB</b> 6	DBs	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	0	0	1

Clear display instruction is executed when the code "1" is written into  $\text{DB}_{0}$ .

When this instruction is executed, the space code (20)_H is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD (the

left end of the 1st line in the 2-line display mode).

The (S) of entry mode does not change.

Note: The character pattern for character code (20)_H must be blank code in the user-defined character pattern(Custom font).

(c) Return Home

	RS	R/W						DB ₂ DB ₁		i sa t
Code	0	0	0	0	0	0	0	0 - 1 -	*	* = Don't care

Return home instruction is executed when the code "1" is written into DB₁. When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R/W	DB7	DBe	DB5	DB₄	DB₃	DB2	DB 1	DBo	
Code	0	0	0	0	0	0	0	1	1/D	S	

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into  $DB_2$  and the codes of (I/D) and (S) are written into  $DB_1(I/D)$  and  $DB_0(S)$ , as shown below.

(1/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

1/D	Function
1	Address increment: The address of the DD RAM or CG RAM increment ( +1) whe the read/write, and the cursor or blink move to the right.
0	Address decrement: The address of the DD RAM or CG RAM decrement ( -1) whe the read/write, and the cursor or blink move to the left.

New Japan Radio Co.,Ltd.-



S	Function
1	Entire display shift The shift direction is determined by I/D: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the charac- ter, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.

(e) Display On/Off Control

	RS	R/₩	D87	DBe	DBs	DB₄	DB₃	DB2	DB1	DBo	_
Code	0	0	0	0	0	0	1	D	C	B	


Display On/Off control instruction which controls the whole display On/Off, the cursor On /Off and the cursor position character Blink, is executed when the code "1" is written into  $DB_3$  and the codes of (D), (C) and (B) are written into  $DB_2(D)$ ,  $DB_1(C)$  and  $DB_0(B)$ , as shown below.

D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.


C	A1				1 T	F	u	n	С	t	i	0	n						
1		Cursor ( mode and	]n. 1 on	The the 1	curs 1th	ori line	s d in	ispl 5 x	ayea 10	d b Fo	y 5 nt	do mod	ts o e.	n th	e 8t	h lin	e in	5 x	7 Font
0		Cursor (	Off.	Even	if	the	dis	play	da ⁻	ta	wri	te,	the	1/D	etc	does	not	cha	nge.
		,																	


В	Function
1	The cursor position character is blinking. Blinking rate is 379.2ms at fcp or fosc=270kHz and 409.6ms at fcp=250kHz. The blink is displayed alterna- tively with all on (it means all black) and character display. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.

-New Japan Radio Co., Ltd.











(f) Cursor/Display Shift

	RS	R/₩	DB7	DB6		DB₄	DB3	DB2	DB1	DBo	
Code	0	0	0	0	0	1	S/C	R/L	*	*	<b>* = Don't</b> care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 40th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line position.

The contents of address counter(AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into DB₄ and the codes of (S/C) and (R/L) are written into DB₃(S/C) and DB₂(R/L), as shown below.

S/C	R/L	Function
0 0 1 1		Shifts the cursor position to the left ((AC) is decremented by 1) Shifts the cursor position to the right ((AC) is incremented by 1) Shifts the entire display to the left and the cursor follows it. Shifts the entire display to the right and the cursor follows it.

(g) Function Set

		R∕₩		DB6					DB 1	DBo	
Code	0	0	0	0	1	DL	N	F	*	*	* = Don't care


Function set instruction which sets the interface data length and number of display lines and character font, is executed when the code "1" is written into  $DB_5$  and the codes of (DL), (N) AND (F) are written into  $DB_4(DL)$ ,  $DB_3(N)$  and  $DB_2(F)$ , as shown below.

(DL) sets the interface data length, (N) sets the number of display lines either the 1line or 2-line and (F) sets the display Font either 5 x 7 dots or 5 x 10 dots.

- NOTE This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

DL		F∍u n	ction						
1	Set th	bet the interface data length to 8-bit (DB7 to DB0)							
0	Set th The da	e interface data ta must be sent d	length to 4-bit or received twice	(DB7 to DB4) in this mod	e.				
N	F	Display lines	Character Font	Duty ratio	Note				
N O	F 0	Display lines 1	Character Font 5 x 7 dots	Duty ratio 1/8	Note				
	_	Display lines			Note				

(h) Set CG RAM Address



Set CG RAM address set instruction is executed when the code "1" is written into  $DB_6$  and the address is written into  $DB_5$  to  $DB_0$  as shown above.

The address data mentioned by binary code " AAAAAA " is written into the address counter (AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

	RS	R/₩	DB7	DBe	DB5	DB₄	DB₃	DB2	DB 1	DBo	_
Code	0	0	1	A	A	A	A	A	A	A	
				←Hig	her or	der bi	t	Lowe	r orde	r bit→	•

Set DD RAM address instruction is executed when the code "1" is written into  $\text{DB}_7$  and the address is written into  $\text{DB}_6$  to  $\text{DB}_0$  as shown above.

The address data mentioned by binary code "AAAAAAA " is written into the address counter (AC) together with the DD RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the DD RAM.

Note : In case of the 1-line display, the address data is (00)_H to (4F)_H, and during the 2line display, the address is (00)_H to (27)_H for the 1st line and (40)_H to (67)_H for the 2nd line.

(j) Read Busy Flag & Address


				DB6							_
Code	0	1	BF	A	Α.	A	A	A	A	A	ļ
				←High	ner or	der bi	t	Lowe	r orde	r bit→	•

This instruction reads out the internal status of the NJU6468. When this instruction is executed, the busy flag (BF) which indicate internal operation is read out from DB₇ and the address of the CG RAM or DD RAM is read out from DB₆ to DB₀ (the address for the CG RAM or DD RAM is determined by the previous instruction).

(BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation.

# New Japan Radio Co., Ltd.

(k) Write Data to CG RAM or DD RAM



Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are written into the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction. After this instruction execution, the address increment (+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

(1) Read Data from CG RAM or DD RAM

	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB2	DB 1	DBo	-
Code	1	1	D	D	D	D	D	D	D	D	
	L		←Hig	ner or	der bi	t		Lowe	r orde	r bit→	•

Read Data from CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are read out from the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand(only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter (AC) is automatically incremented or decremented by 1 after write instruction to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.




#### (3-2) Initialization using the internal reset circuits

(a) 8-character 1-line display in 8-bit operation (Using internal reset circuits).

At the 8-character 1-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.

The DD RAM of the NJU6468 can store up to 80 characters, as explained before, therefore the advertising moving display is available when combined with the display shift operation. Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.



(b) 8-character 1-line in 4-bit operation (Using internal reset circuits).


In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals  $DB_0$  to  $DB_3$  are no connection. Therefore, same instruction must be rewritten on the RS, R/W and  $DB_7$  to  $DB_4$ , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full.

8-character 1-line in 4-bit operation is shown as follows:

# New Japan Radio Co.,Ltd.






(c) 8-character 2-line in 8-bit operation (Using internal reset circuits).

In the 2-line display, the cursor moves automatically from the 1st to the 2nd line after the 40th character of the 1st line has been written. Therefore, if the display character is only 8 characters in the 1st line, the DD RAM address must be set by the user programing to change the cursor position to the 2nd line.

The 1st and 2nd line displays will shift at the same time.

When the displayed data is shifted repeatedly, each line moves only horizontally. The 2nd line display does not shift into the 1st line position.



New Japan Radio Co., Ltd.

#### (3-3) Initialization by instruction

If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6468 must be initialized by the instruction.


(a) Initialization by Instruction in 8 bit interface length.

Initialized. No display appears. Power On t Wait more than 15ms after V_{DD} rises to 4.5V 1 RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Function Set 1 0 0 0 0 1 * * * * (8-bit interface length) Function Set t Wait more than 4.1ms J RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Function Set 0 0 0 0 1 1 * * * * (8-bit interface length) Function Set t Wait more than 100us ţ RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Function Set * * * (8-bit interface length) Function Set 0 0 0 0 1 1 * Busy Flag (BF) can not be checked before this step, but it can be checked after this step. After this step, busy flag(BF) check or longer waiting time than each instruction execution time is required. RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Set the 8-bit operation, 0 2-line display, 5x7 dots 0 0 0 0 1 1 1 * * Function Set Font. R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 t RS 0 0 0 0 0 1 Display Off 0 0 0 0 t RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 **Display Clear** 0 0 0 0 0 0 t RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Example for set address increment and cursor right shift when the data write to the DD RAM 0 Entry Mode Set 0 0 0 0 0 0 0 1 1 t or CG RAM. Write data to the DD/CG RAM and set the Instruction

New Japan Radio Co., Ltd.

5

- JRC
  - (b) Initialization by Instruction in 4-bit interface length





#### (4) LCD DISPLAY


#### (4-1) Power Supply for LCD Driving

The terminals V₁ to V₅ require verious constant voltage to generate LCD driving waveform. This constant voltage must be changed according to the duty ratio as shown below. The V_{LCD} is a peak level of LCD driving voltage and each voltage is generated by the bleeder resistance as shown below.


-New Japan Radio Co.,Ltd.

Table 5. Relation between LCD driving voltage and Duty ratio.

Power	Duty Ratio	1/8 , 1/11	1/16
SUPPIY	Bias	1/4	1/5
	V ₁	VDD to 1/4VLCD	VDD to 1/5VLCD
	V2	VDD to 1/2VLCD	$V_{DD}$ to $2/5V_{LCD}$
	V ₃	VDD to 1/2VLCD	VDD to 3/5VLCD
	V4	VDD to 3/4VLCD	VDD to 4/5VLCD
	V5	VDD to VLCD	VDD to VLCD



(a) 1/4 Bias (1/8, 1/11 duty)




(b) 1/5 Bias (1/16 duty)

### (4-2) Relation between oscillation frequency and LCD frame frequency.

The NJU6468 requires either one of the oscillation resistance(RF) or ceramic resonator for the internal oscillation, or external clock.


LCD frame frequency example mentioned below is based on 250kHz oscillation. ( 1 clock = 4us )

(a) 1/8 duty



1 frame = 4(us) x 400 x 8 = 12,800(us) = 12.8(ms) Frame frequency = 1/12.8(ms) = 78.1(Hz)

(b) 1/11 duty



1 frame = 4(us) x 400 x 11 = 17,600(us) = 17.6(ms) Frame frequency = 1/17.6(ms) = 56.8(Hz)

(c) 1/16 duty



1 frame = 4(us) x 200 x 16 = 12,800(us) = 12.8(ms) Frame frequency = 1/12.8(ms) = 78.1(Hz)

New Japan Radio Co.,Ltd.

#### (5) Interface with MPU

IRC


NJU6468 can be interfaced with both of 4/8 bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

#### (5-1) 4-bit MPU interface

When the interface length is 4-bit, the data transfer is performed by 4 lines connected to  $DB_4$  to  $DB_7$  ( $DB_0$  to  $DB_3$  are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.


The data transfer is executed in the sequence of upper 4-bit (the data  $DB_4$  to  $DB_7$  at 8-bit length) and lower 4-bit (the data  $DB_0$  to  $DB_3$  at 8-bit length).

The busy flag check must be executed after two-time 4-bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



(5-2) 8-bit MPU interface

JRC



#### ■ ABSOLUTE MAX!MUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	۷
Supply Voltage (2)	V1 ~ V5	V _{DD} -13.5 ~ V _{DD} +0.3	۷
Input Voltage	Vr	- 0.3 ~ V _{DD} +0.3	۷
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed.

Using the LSI within electrical characteristics is strongly recomended for normal operation.

Use beyond the electric characteristics conditions will cause malfunction and poor riliability.

Note 2) All voltage values are specified as  $V_{ss} = 0 V$ 

Note 3) The relation of  $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$ ,  $V_{DD} > V_{SS} \ge V_5$  must be maintained.

ELECTRICAL CHARACTERISTICS

( $V_{\text{DD}}=5V\pm10\%$ , Ta=-20 ~ +75°C)

ΡA	RAMET	ER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	NOTE
Opera	ting Volta	ge	VDD			4.5	5.0	5. 5	۷	
		1	<b>V</b> IH1	All Input and Terminals exc		0. 7VDD		VDD		4
1	Maldana	I	VIL1	Terminals	ept 030	—	_	0. 2V _{DD}	v	4
Input	Voltagə	2	<b>V</b> 1H2	Only OSC Term	inal	V _{DD} -1	—	VDD	v	
		2	VIL2	Unity USC Term	Inal	—	_	1.0		
		1	VoH1	Input/Output	−I _{он} =0. 205mA	2.4	—	—		
		I	Vol1	Terminals	l₀∟=1.6mA	_		0. 4	V	
Outpu	t Voltage	0	V _{OH2}	Output	–Iон <b>≍0.04mA</b>	0. 9Vod	_	—	V	
		2	V _{OL2}	lerminals	lo∟=0.04mA	_	_	0. 1VDD		
Drive	r On-resis	t. (COM)	Rcom	±1d=0.05mA(A	com.term.)	_	_	20	1.0	-
Drive	r On-resis	t. (SEG)	Rseg	±ld=0.05mA(A	seg.term.)	_	_	30	kΩ	5
Input	Leakage C	urrent	IL:	V _{1N} =0 ~ V _{DD}		- 1		1		6
Pull-	up Resist	Current	<b>- </b> P	V _{DD} =5V, RS,	R/W, DB	50	125	250	uA	
Oper a	ting Curre	nt (1)	DD1				0. 55	0. 8		_
Oper a	ting Curre	nt (2)	DD2	Terminals         I₀⊾=0.04mA           ±Id=0.05mA(A   com.term.)           ±Id=0.05mA(A   seg.term.)		_	0. 35	0. 6	mA	7
	Operatin	g Freq.	fcp		· · · · · · · · · · · · · · · · · · ·	125	250	350	kHz	
Ext.	Duty		Duty		•	45	50	55	%	8
Clk	Rise Tim		trcp	$OSC_1$ , $OSC_2$ op	en	—	—	0. 2	us	Ů
	Fall Tim	e	tfcp					0.2		
Int.	Oscillat	ion	fosc	CR Osc. Rf=91	kΩ±2%	190	270	350	kHz	9
0sc	Fre	quency	1080	Ceramic reson	ator	245	250	350		10
ו מי ו	riving Val	toro	VLCD1	V _{DD} - V ₅	1/5 Bias	V₀₀−3. 0		V⊳⊳−13. 5	v	11
	viving Vol	Lage	VLCD2	VDD - V5	1/4 Bias	V⊳ <b>⊳−3.</b> 0	1	V _{DD} -13.5	V	12


( Ta=25°C )

#### ELECTRICAL CHARACTERISTICS

(  $V_{DD}=3V\pm10\%$  , Ta=-20 ~ +75°C )

ELECTIONAL ON		01100							
PARAMET	ER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	NOTE
Operating Volta		VDD			2.7	3.0	3.3	٧	······································
		VIH1	All Input and		0.7V _{DD}	-	VDD	v	4
Input Voltage	1	VILI	Terminals exc Terminals	ept USG	-	-	0.15V _{DD}		
		Vонı	Input/Output	-l _{он} =0.1mA	0.8V _{DD}	-	-		
	1	Voli	Terminals	lol=0.1mA	—		0.2V _{DD}	v	
Output Voltage		<b>V</b> он2	Output	-1 _{он} =0.04mА	0.9Vpd			v	
	2	Vol 2	Terminals	lo⊾=0.04mA	<b>—</b> .		0.1V _{DD}		
Driver On-resis	t.(COM)	Rсом	±1d=0.05mA(A	com.term.)	_		20	kΩ	5
Driver On-resis		Rseg	±1d=0.05mA(A	seg.term.)			30		
Input Leakage C		1.1	$V_{\rm IN}=0 \sim V_{\rm DD}$		- 1		1	uA	6
Pull-up Resist	Current	-  _P	V _{DD} =3V, RS,	R/W, DB	10	25	50		· · · · · · · · · · · · · · · · · · ·
Operating Curre	1	ldd	CR Osc. Vpp=3V, Rf=91	kΩ±2%	-	0.15	0.3	mA	7
Oscillation Fre	equency	fosc	CR Osc. Rf=91	kΩ±2%	160	240	320	kHz	9
		VLCD1		1/5 Bias	V _{DD} -3.0		V _{DD} -13.5	l v	11
LCD Driving Vol	tage	VLCD2	V _{DD} - V ₅	1/4 Bias	VDD-3.0		V _{DD} -13.5		12


Note 4) Input/Output structure except LCD driver are shown below:



E Terminal

RS,R/W Terminals


# Input/Output Terminal Structure



DBo to DB7 Terminals



- Note 5) R_{COM} and R_{SEG} are the resistance values between power supply terminals(V_{DD}, V₁, V₄, V₅) and each common terminal(COM₁ to COM₁₆), and supply voltage (V_{DD}, V₂, V₃, V₅) and each segment terminals(SEG₁ to SEG₄₀)respectively, and measured when the current Id is flown on every common and segment terminals at a same time.
- Note 6) Except pull-up resistance current and output driver current.
- Note 7) Except Input/output current.
- Note 8) Apply to external oscillation mode.
- Note 9) Apply to internal CR oscillation using a oscillation resistance Rf As the oscillating frequency is affected by the stray capacitance of the terminals OSC1
  - and OSC₂, shorter connection length of these terminals are required.



- NOte 10) Apply to external ceramic resonator oscillation. Ceramic resonator specification example.
  - Rf =  $1M\Omega \pm 10\%$ C₁ =  $680pF \pm 10\%$ C₂ =  $680pF \pm 10\%$ Rd =  $3.3k\Omega \pm 10\%$ As this circuit example mentioned only for standard application, it can not guaranty the characteristics of oscillation. Please check the external parts value before product

Please check the external parts value before production.

- Note 11) Apply to the output voltage from each COM and SEG are less than ±0.15V against the LCD driving constant voltage (V_DD, V1, V2, V3, V4, V5) at no load condition.
- Note 12) Mentioned condition of V1 and V5 do not guarantee the right operation of this LSI. Right LCD driving voltage is specified in "Electrical Characteristics"

# JRC

#### • Bus timing characteristics

Write operation (Write from MPU to NJU6468)

(V _c	₀ = 5.0V±	10%, Vs	s = OV, 1	「a = −20 ~ +	·75°C)
PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	torce	500			
Enable Pulse Width "High" level	Pweh	220		]	
Enable Rise Time, Fall Time	ter, ter		30		
Set up Time RS, R/W, E	tas	40	-	fig. 1	ns
Address Hold Time	t _{ан}	10			
Data Set up Time	tosw	60			
Data Hold Time	tн	10			

Write operation (Write from MPU to NJU6468)

 $(V_{DD} = 3.0V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C)$ 

PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		toyce	1.4	-		us
Enable Pulse Width	"High" level	Риен	500	-		
Enable Rise Time, F	all Time	ter, ter		20		
Set up Time	RS, R/W, E	tas	70		fig. 1	ns
Address Hold Time		t _{ан}	10			
Data Set up Time		t _{osw}	140			
Data Hold Time		tн	20	-		

Timing Characteristics (Write operation)




fig. 1 The timing characteristics of the bus write operating sequence. (Write from MPU to NJU6468)

New Japan Radio Co., Ltd.

Read operation ( Read from NJU6468 to MPU )  $(V_{DD} = 5.0V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C)$ 

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		toyce	500	-		
Enable Pulse Width '	"High" level	Pweh	220	-		
Enable Rise Time, Fa	II Time	ter, ter		30		
Set up Time F	RS, R/W, E	t₄s	40	-	fig.2	ns
Address Hold Time		t _{ан}	10	-	1	
Data Delay Time	i i i	tddr	-	120	1	
Data Hold Time		tdhr	20	-	1	

Read operation ( Read from NJU6468 to MPU )

 $(V_{DD} = 3.0V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C)$ 

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		tcyce	1.4	-		us
Enable Pulse Width "High" level		Pwen	500	-		
Enable Rise Time, Fall Time		ter, tef	_	20		
Set up Time	RS, R/W, E	t _{AS}	70	-	fig.2	ns
Address Hold Time		tан	10	-		
Data Delay Time		t _{DDR}		600	ł	
Data Hold Time		t _{DHR}	20	-		

Timing Characteristics (Read operation)




fig. 2 The timing characteristics of the bus read operating sequence. (Read from NJU6468 to MPU)

# -New Japan Radio Co.,Ltd.--

ं १ ज़

5




PARAMETER		SYMBOL	MEN	MAX	CONDITION	UNIT
Clock Pulse Width	"High" level	tcwn	800	-		
	"Low" level	Pcwl	800	-		
Clock Set up Time		tcsu	500		fig.3	ns
Data Set up Time		tsu	300	-		
Data Hold Time		t _{DH}	300	-		
M Delay Time		t _{DM}	-1000	1000		
Clock rise Time, Fall Time		ter	-	100		

# • Segment extension Timing Characteristics

```
• Segment extension Timing Characteristics (V_{DD} = 3.0V \pm 10\%, V_{ss} = 0V, Ta = -20 ~ +75°C)
```


PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Clock Pulse Width	"High" level	tcwn	800	-	_	
	"Low" level	Powl	800	-		
Clock Set up Time		tcsu	500	-	fig.3	ns
Data Set up Time		tsu	300	-		
Data Hold Time		tdH	300	-		
M Delay Time		t _{DM}	-1000	1000		
Clock rise Time, Fall Time		tct	-	100		

Interface signals with extension driver NJU6407C/07CR






#### DBo to DB7 load circuit



Segment extension signal load circuit




• Power Supply Condition when using the internal initialization circuit  $(V_{DD} = 5.0V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Power Supply Rise Time	tree	0.1	10		
Power Supply OFF Time	toff	1.	-		ms

• Power Supply Condition when using the internal initialization circuit  $(V_{DD} = 3.0V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Power Supply Rise Time	tree	0.1	5		
Power Supply OFF Time	toff	1	-		ms

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)




 $t_{\text{OFF}}$  specifies the power off time in a short period off or cyclical on/off.

-New Japan Radio Co., Ltd.

#### LCD DRIVING WAVE FORM

JR

1/8 Duty Driving




5

#### LCD DRIVING WAVE FORM

JRC

1/11 Duty Driving




5

# -New Japan Radio Co., Ltd.-

NJU6468

### LCD DRIVING WAVE FORM

1/16 Duty Driving



#### APPLICATION CIRCUITS

#### (1) Interface with LCD Panel

(1-1) Character and Number of Display Line


The NJU6468 can display both of 5 x 7 dots font with cursor and 5 x 10 dots font with cursor.

The number of display line is up to two lines for  $5 \ge 7$  dots font and one line for  $5 \ge 10$  dots font. Therefore, the common line must be of the following 3 types according to the line number and font combination.


Line Number	Character Font	Common Line	Duty Ratio
1	5 x 7 dots + Cursor	8	1/8
1	5 x 10 dots + Cursor	11	1/11
2	5 x 7 dots + Cursor	16	1/16

Display line number and character font can be selected by the user programing (refer Table 4.).

(1-2) Connection between NJU6468 and LCD panel





(a) 5x7 Dot 8-character 1-line example (1/4 bias, 1/8 duty)



(b) 5x10 Dot 8-character 1-line example (1/4 bias,1/11 duty)

New Japan Radio Co. Ltd.






One NJU6468 can drives up to 8 characters for one line and up to 16 characters for two lines because of 1 character is driven by 5 segment lines.

Unused common terminals mentioned in the above example (a) and (b) always output non-select signals.


If the LCD panel has unused column electrode, following connection can avoid bad influence of cross-talk etc. occurred by floating condition.



LCD Panel (8-character 1-line)


(1-3) Other matrix LCD panel connection example

Following 16-character 1-line and 4-character 2-line displays are also available.



-New Japan Radio Co.,Ltd.





(b) ·5x7 4-character 2-line example (1/4 bias,1/8 duty)


#### (2) Connection with extension driver NJU6407C/07CR example

The NJU6468 can extend its display capacity by connecting NJU6407C/07CR as extension Driver. In this application, the NJU6407C/07CR is used as a segment driver.


The control signal CL₁, CL₂, M and D for NJU6407C/07CR are supplied from the NJU6468 and power source is common with NJU6468.

The maximum connecting unit number of NJU6407C/07CR is up to 9 for one line display (duty ratio 1/8 or 1/11) and up to 4 for 2 lines display (duty ratio 1/16). The maximum display capacity is limited to 80 characters which is the maximum memory capacity of NJU6468.

1-line display, 2-line display, 5 x 7 dots font and 5 x 10 dots font application require same connections shown below.



New Japan Radio Co., Ltd.



#### (3) 8-bit MPU interface example (Full application circuits )

JRC



5

**MEMO** 

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.