8-bit parallel-in/serial out shift register Rev. 4 — 28 December 2015

Product data sheet

1. **General description**

The 74HC166; 74HCT166 is an 8-bit serial or parallel-in/serial-out shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and a serial output (Q7). When the parallel enable input (PE) is LOW, the data from D0 to D7 is loaded into the shift register on the next LOW-to-HIGH transition of the clock input (CP). When PE is HIGH, data enters the register serially at DS with each LOW-to-HIGH transition of CP. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of CP. A HIGH on CE disables the CP input. Inputs include clamp diodes which enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

2. Features and benefits

- Synchronous parallel-to-serial applications
- Synchronous serial input for easy expansion
- Complies with JEDEC standard no. 7A
- Input levels:
 - For 74HC166: CMOS level
 - For 74HCT166: TTL level
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information


Table 1. **Ordering information**


| Type number | Package | | | |
|-------------|-------------------|---------|--|----------|
| | Temperature range | Name | Description | Version |
| 74HC166D | –40 °C to +125 °C | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |
| 74HCT166D | | | | |
| 74HC166DB | –40 °C to +125 °C | SSOP16 | plastic shrink small outline package; 16 leads; body width | SOT338-1 |
| 74HCT166DB | | | 5.3 mm | |
| 74HC166PW | –40 °C to +125 °C | TSSOP16 | plastic thin shrink small outline package; 16 leads; body width 4.4 mm | SOT403-1 |

nexperia

8-bit parallel-in/serial out shift register

4. Functional diagram





74HC166; 74HCT166 8-bit parallel-in/serial out shift register


Nexperia

3 of 20

8-bit parallel-in/serial out shift register

5. Pinning information

5.1 Pinning



5.2 Pin description

| Table 2. Pin d | escription | |
|-----------------|----------------------------|--|
| Symbol | Pin | Description |
| DS | 1 | serial data input |
| D0 to D7 | 2, 3, 4, 5, 10, 11, 12, 14 | parallel data inputs |
| CE | 6 | clock enable input (active LOW) |
| СР | 7 | clock input (LOW-to-HIGH edge-triggered) |
| GND | 8 | ground (0 V) |
| MR | 9 | asynchronous master reset (active LOW) |
| Q7 | 13 | serial output from the last stage |
| PE | 15 | parallel enable input (active LOW) |
| V _{CC} | 16 | positive supply voltage |

8-bit parallel-in/serial out shift register

6. Functional description

Table 3.Function table[1]

| Operating modes | Inputs | | | Qn regi | Qn registers | | | |
|-------------------|--------|----|------------|---------|--------------|----|----------|----|
| | PE | CE | СР | DS | D0 to D7 | Q0 | Q1 to Q6 | Q7 |
| parallel load | I | I | \uparrow | Х | I | L | L to L | L |
| | I | I | \uparrow | Х | h | Н | H to H | Н |
| serial shift | h | I | \uparrow | I | X | L | q0 to q5 | q6 |
| | h | I | \uparrow | h | Х | Н | q0 to q5 | q6 |
| hold "do nothing" | Х | Н | Х | Х | Х | q0 | q1 to q6 | q7 |

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;


L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

q = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;

X = don't care;

 \uparrow = LOW-to-HIGH clock transition.



8-bit parallel-in/serial out shift register

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------|-------------------------|---|------------|------|------|------|
| V _{CC} | supply voltage | | | -0.5 | +7 | V |
| I _{IK} | input clamping current | $V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC}$ + 0.5 V | <u>[1]</u> | - | ±20 | mA |
| I _{OK} | output clamping current | V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V | <u>[1]</u> | - | ±20 | mA |
| lo | output current | $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$ | | - | ±25 | mA |
| I _{CC} | supply current | | | - | 50 | mA |
| I _{GND} | ground current | | | -50 | - | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | $T_{amb} = -40 \text{ °C to } +125 \text{ °C}$ | | | | |
| | | SO16 package | [2] | - | 500 | mW |
| | | (T)SSOP16 package | <u>[3]</u> | - | 500 | mW |

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] Ptot derates linearly with 8 mW/K above 70 °C.

[3] P_{tot} derates linearly with 5.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

| Symbol | Parameter | Conditions | | 74HC166 | | | 4HCT16 | 6 | Unit |
|-----------------------|-------------------------------------|-------------------------|-----|---------|-----------------|-----|--------|-----------------|------|
| | | | Min | Тур | Max | Min | Тур | Max | |
| V _{CC} | supply voltage | | 2.0 | 5.0 | 6.0 | 4.5 | 5.0 | 5.5 | V |
| VI | input voltage | | 0 | - | V _{CC} | 0 | - | V _{CC} | V |
| Vo | output voltage | | 0 | - | V _{CC} | 0 | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | - | +125 | -40 | - | +125 | °C |
| $\Delta t / \Delta V$ | input transition rise and fall rate | V _{CC} = 2.0 V | - | - | 625 | - | - | - | ns/V |
| | | $V_{CC} = 4.5 V$ | - | 1.67 | 139 | - | 1.67 | 139 | ns/V |
| | | $V_{CC} = 6.0 V$ | - | - | 83 | - | - | - | ns/V |

8-bit parallel-in/serial out shift register

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C t | o +85 °C | –40 °C t | o +125 °C | Unit |
|-----------------|-----------------------|---|------|-------|------|----------|----------|----------|-----------|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | - |
| 74HC16 | 6 | | | • | 1 | • | | 1 | | |
| VIH | HIGH-level | V _{CC} = 2.0 V | 1.5 | 1.2 | - | 1.5 | - | 1.5 | - | V |
| | input voltage | $V_{CC} = 4.5 V$ | 3.15 | 2.4 | - | 3.15 | - | 3.15 | - | V |
| | | V _{CC} = 6.0 V | 4.2 | 3.2 | - | 4.2 | - | 4.2 | - | V |
| VIL | LOW-level | V _{CC} = 2.0 V | - | 0.8 | 0.5 | - | 0.5 | - | 0.5 | V |
| | input voltage | V _{CC} = 4.5 V | - | 2.1 | 1.35 | - | 1.35 | - | 1.35 | V |
| | | V _{CC} = 6.0 V | - | 2.8 | 1.8 | - | 1.8 | - | 1.8 | V |
| V _{OH} | HIGH-level | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | | | |
| | output voltage | $I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$ | 1.9 | 2.0 | - | 1.9 | - | 1.9 | - | V |
| | | $I_0 = -20 \ \mu A; \ V_{CC} = 4.5 \ V$ | 4.4 | 4.5 | - | 4.4 | - | 4.4 | - | V |
| | | $I_0 = -20 \ \mu A; \ V_{CC} = 6.0 \ V$ | 5.9 | 6.0 | - | 5.9 | - | 5.9 | - | V |
| | | $I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$ | 3.98 | 4.32 | - | 3.84 | - | 3.7 | - | V |
| | | I_{O} = -5.2 mA; V_{CC} = 6.0 V | 5.48 | 5.81 | - | 5.34 | - | 5.2 | - | V |
| V _{OL} | LOW-level | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | | | |
| | output voltage | $I_0 = 20 \ \mu A; V_{CC} = 2.0 \ V$ | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | $I_0 = 20 \ \mu A; V_{CC} = 4.5 \ V$ | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | $I_0 = 20 \ \mu A; V_{CC} = 6.0 \ V$ | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | I_{O} = 4.0 mA; V_{CC} = 4.5 V | - | 0.15 | 0.26 | - | 0.33 | - | 0.4 | V |
| | | $I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$ | - | 0.16 | 0.26 | - | 0.33 | - | 0.4 | V |
| Iı | input leakage current | $V_1 = V_{CC}$ or GND; $V_{CC} = 6.0 V$ | - | - | ±0.1 | - | ±1 | - | ±1 | μΑ |
| I _{CC} | supply current | | - | - | 8.0 | - | 80 | - | 160 | μΑ |
| CI | input capacitance | | - | 3.5 | - | - | - | - | - | pF |

8-bit parallel-in/serial out shift register

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C t | o +85 °C | –40 °C to | o +125 ℃ | Unit |
|------------------|------------------------------|--|------|-------|------|----------|----------|-----------|----------|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | |
| 74HCT1 | 66 | | 1 | 1 | 1 | • | 1 | 1 | | |
| V _{IH} | HIGH-level input voltage | V_{CC} = 4.5 V to 5.5 V | 2.0 | 1.6 | - | 2.0 | - | 2.0 | - | V |
| V _{IL} | input voltage | | - | 1.2 | 0.8 | - | 0.8 | - | 0.8 | V |
| V _{он} | HIGH-level | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$ | | | | | | | | |
| | output voltage | I _O = -20 μA | 4.4 | 4.5 | - | 4.4 | - | 4.4 | - | V |
| | | $I_{O} = -4.0 \text{ mA}$ | 3.98 | 4.32 | - | 3.84 | - | 3.7 | - | V |
| V _{OL} | LOW-level | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$ | | | | | | | | |
| | output voltage | $I_0 = 20 \ \mu\text{A}; \ V_{CC} = 4.5 \ V$ | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | $I_{O} = 5.2 \text{ mA}; V_{CC} = 4.5 \text{ V}$ | - | 0.16 | 0.26 | - | 0.33 | - | 0.4 | V |
| I | input leakage current | $V_{I} = V_{CC} \text{ or GND};$ $V_{CC} = 4.5 \text{ V}$ | - | - | ±0.1 | - | ±1 | - | ±1 | μΑ |
| I _{CC} | supply current | $\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 4.5 \ V \end{array}$ | - | - | 8.0 | - | 80 | - | 160 | μA |
| ∆l _{CC} | additional supply current | per input pin; $V_I = V_{CC} - 2.1 \text{ V};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V | | | | | | | | |
| | | Dn and DS inputs | - | 35 | 126 | - | 157.5 | - | 171.5 | μA |
| | | CP and CE inputs | - | 80 | 288 | - | 360 | - | 392 | μΑ |
| | | MR input | - | 40 | 144 | - | 180 | - | 196 | μA |
| | | PE input | - | 60 | 216 | - | 270 | - | 294 | μΑ |
| Cı | input capacitance | | - | 3.5 | - | - | - | - | - | pF |

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

8-bit parallel-in/serial out shift register

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); $t_r = t_f = 6$ ns: $C_L = 50$ pF unless otherwise specified; for test circuit, see Figure 10

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C t | o +85 °C | –40 °C t | o +125 °C | Unit |
|------------------|---------------|---|-----|-------|-----|----------|----------|----------|------------|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | |
| 74HC16 | 6 | - | | | | | | | - I | |
| t _{pd} | propagation | CP to Q7; see Figure 7 | 1 | | | | | | | |
| | delay | V _{CC} = 2.0 V | - | 50 | 150 | - | 190 | - | 225 | ns |
| | | V _{CC} = 4.5 V | - | 18 | 30 | - | 38 | - | 45 | ns |
| | | $V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$ | - | 15 | - | - | - | - | - | ns |
| | | V _{CC} = 6.0 V | - | 14 | 26 | - | 33 | - | 38 | ns |
| | | MR to Q7; see Figure 8 | | | | | | | | |
| | | V _{CC} = 2.0 V | - | 47 | 160 | - | 200 | - | 240 | ns |
| | | V _{CC} = 4.5 V | - | 17 | 32 | - | 40 | - | 48 | ns |
| | | $V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$ | - | 14 | - | - | - | - | - | ns |
| | | V _{CC} = 6.0 V | - | 14 | 27 | - | 34 | - | 41 | ns |
| t _t | transition | output; see Figure 7 | 1 | | | | | | | |
| | time | V _{CC} = 2.0 V | - | 19 | 75 | - | 95 | - | 110 | ns |
| | | V _{CC} = 4.5 V | - | 7 | 15 | - | 19 | - | 22 | ns |
| | | V _{CC} = 6.0 V | - | 6 | 13 | - | 16 | - | 19 | ns |
| t _W | pulse width | CP input HIGH or LOW; see Figure 7 | | | | | | | | |
| | | V _{CC} = 2.0 V | 80 | 17 | - | 100 | - | 120 | - | ns |
| | | V _{CC} = 4.5 V | 16 | 6 | - | 20 | - | 24 | - | ns |
| | | V _{CC} = 6.0 V | 14 | 5 | - | 17 | - | 20 | - | ns |
| | | MR input LOW; see Figure 8 | | | | | | | | |
| | | V _{CC} = 2.0 V | 100 | 25 | - | 125 | - | 150 | - | ns |
| | | V _{CC} = 4.5 V | 20 | 9 | - | 25 | - | 30 | - | ns |
| | | V _{CC} = 6.0 V | 17 | 7 | - | 21 | - | 26 | - | ns |
| t _{rec} | recovery time | MR to CP; see Figure 8 | | | | | | | | |
| | | V _{CC} = 2.0 V | 0 | -19 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 4.5 V | 0 | -7 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 6.0 V | 0 | -6 | - | 0 | - | 0 | - | ns |
| t _{su} | set-up time | Dn, CE to CP; see Figure 9 | | | | | | | | |
| | | V _{CC} = 2.0 V | 80 | 14 | - | 100 | - | 120 | - | ns |
| | | V _{CC} = 4.5 V | 16 | 5 | - | 20 | - | 24 | - | ns |
| | | V _{CC} = 6.0 V | 14 | 4 | - | 17 | - | 20 | - | ns |
| | | PE to CP; see Figure 9 | | | | | | | | |
| | | V _{CC} = 2.0 V | 100 | 33 | - | 125 | - | 150 | - | ns |
| | | V _{CC} = 4.5 V | 20 | 12 | - | 25 | - | 30 | - | ns |
| | | V _{CC} = 6.0 V | 17 | 10 | - | 21 | - | 26 | - | ns |

8-bit parallel-in/serial out shift register

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C t | o +85 °C | –40 °C t | o +125 °C | Unit |
|-----------------|-------------------------------------|---|-----|-------|-----|----------|----------|----------|-----------|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | - |
| h | hold time | Dn, CE to CP; see Figure 9 | | | | | | | | |
| | | $V_{CC} = 2.0 V$ | 2 | -8 | - | 2 | - | 2 | - | ns |
| | | $V_{CC} = 4.5 V$ | 2 | -3 | - | 2 | - | 2 | - | ns |
| | | $V_{CC} = 6.0 V$ | 2 | -2 | - | 2 | - | 2 | - | ns |
| | | PE to CP; see Figure 9 | | | | | | | | |
| | | $V_{CC} = 2.0 V$ | 0 | -28 | - | 0 | - | 0 | - | ns |
| | | $V_{CC} = 4.5 V$ | 0 | -10 | - | 0 | - | 0 | - | ns |
| | | $V_{CC} = 6.0 V$ | 0 | -8 | - | 0 | - | 0 | - | ns |
| max | maximum | CP input; see Figure 7 | | | | | | | | |
| | frequency | V _{CC} = 2.0 V | 6 | 19 | - | 4.8 | - | 4 | - | MH: |
| | | $V_{CC} = 4.5 V$ | 30 | 57 | - | 24 | - | 20 | - | MHz |
| | | $V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$ | - | 63 | - | - | - | - | - | MH: |
| | | $V_{CC} = 6.0 V$ | 35 | 68 | - | 28 | - | 24 | - | MH |
| C _{PD} | power dissipation capacitance | per package; [3] $V_I = GND$ to V_{CC} | - | 41 | - | - | - | - | - | pF |
| 4HCT1 | - | | | | | | | | | |
| pd | propagation | CP to Q7; see Figure 7 [1] | | | | | | | | |
| | delay | V _{CC} = 4.5 V | - | 23 | 40 | - | 50 | - | 60 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 20 | - | - | - | - | - | ns |
| | | MR to Q7; see Figure 8 | | | | | | | | |
| | | V _{CC} = 4.5 V | - | 22 | 40 | - | 50 | - | 60 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 19 | - | - | - | - | - | ns |
| t | transition | output; see Figure 7 [2] | | | | | | | | |
| | time | V _{CC} = 4.5 V | - | 7 | 15 | - | 19 | - | 22 | ns |
| W | pulse width | CP input HIGH or LOW; see <u>Figure 7</u> | | | | | | | | |
| | | $V_{CC} = 4.5 V$ | 20 | 9 | - | 25 | - | 30 | - | ns |
| | | MR input LOW; see Figure 8 | | | | | | | | |
| | | $V_{CC} = 4.5 V$ | 25 | 11 | - | 31 | - | 38 | - | ns |
| rec | recovery time | MR to CP; see Figure 8 | | | | | | | | |
| | | V _{CC} = 4.5 V | 0 | -7 | - | 0 | - | 0 | - | ns |
| su | set-up time | Dn, CE to CP; see Figure 9 | | | | | | | | |
| | | $V_{CC} = 4.5 V$ | 16 | 8 | - | 20 | - | 24 | - | ns |
| | | PE to CP; see Figure 9 | | | | | | | | |
| | | V _{CC} = 4.5 V | 30 | 15 | - | 38 | - | 45 | - | ns |
| h | hold time | Dn, CE to CP; see Figure 9 | | | | | | | | |
| | | V _{CC} = 4.5 V | 0 | -3 | - | 0 | - | 0 | - | ns |
| | | PE to CP; see Figure 9 | | | | | | | | |
| | | V _{CC} = 4.5 V | 0 | -13 | - | 0 | - | 0 | - | ns |

Dynamic characteristics ... continued Table 7.

oified: for tost airquit 46 muio 40

74HC_HCT166 Product data sheet

8-bit parallel-in/serial out shift register

| Symbol Parameter | | Conditions | | 25 °C | | | –40 °C to +85 °C | | –40 °C to +125 °C | |
|------------------|-------------------------------------|---|------|-------|-----|-----|------------------|-----|-------------------|-----|
| | | | Min | Тур | Max | Min | Max | Min | Max | |
| f _{max} | maximum | CP input; see Figure 7 | | | | | | | | |
| | frequency | $V_{CC} = 4.5 V$ | 25 | 45 | - | 20 | - | 17 | - | MHz |
| | | $V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$ | - | 50 | - | - | - | - | - | MHz |
| C _{PD} | power dissipation capacitance | per package; V _I = GND to V _{CC} | 3] _ | 41 | - | - | - | - | - | pF |

Dynamic characteristics ... continued Table 7.

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;


 $f_o = output frequency in MHz;$

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = sum of outputs;$

C_L = output load capacitance in pF;


 V_{CC} = supply voltage in V.


11. Waveforms



Clock (CP) to output (Q7) propagation delays, pulse width, output transition times and maximum Fig 7. frequency

8-bit parallel-in/serial out shift register





Nexperia

84 -

ouroment points

Table 0

74HC166; 74HCT166

8-bit parallel-in/serial out shift register

| Table 8. Measurement pol | Table 6. Measurement points | | | | | | | | | |
|--------------------------|-----------------------------|--------------------|--------------------|--|--|--|--|--|--|--|
| Туре | Input | Output | | | | | | | | |
| | VI | V _M | V _M | | | | | | | |
| 74HC166 | V _{CC} | 0.5V _{CC} | 0.5V _{CC} | | | | | | | |
| 74HCT166 | 3 V | 1.3 V | 1.3 V | | | | | | | |




Table 9. Test data

| Туре | Input | | Load | | S1 position |
|----------|-----------------|---------------------------------|--------------|------|-------------------------------------|
| | VI | t _r , t _f | CL | RL | t _{PHL} , t _{PLH} |
| 74HC166 | V _{CC} | 6 ns | 15 pF, 50 pF | 1 kΩ | open |
| 74HCT166 | 3 V | 6 ns | 15 pF, 50 pF | 1 kΩ | open |

Rev. 4 — 28 December 2015

8-bit parallel-in/serial out shift register

12. Package outline




Fig 11. Package outline SOT109-1 (SO16)

8-bit parallel-in/serial out shift register




Fig 12. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.

8-bit parallel-in/serial out shift register




Fig 13. Package outline SOT403-1 (TSSOP16)

8-bit parallel-in/serial out shift register

13. Abbreviations

| Table 10. Abbreviations | | |
|-------------------------|---|--|
| Acronym | Description | |
| CMOS | Complementary Metal-Oxide Semiconductor | |
| DUT | Device Under Test | |
| ESD | ElectroStatic Discharge | |
| НВМ | Human Body Model | |
| MM | Machine Model | |
| TTL | Transistor-Transistor Logic | |

14. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | |
|---------------------|---|-----------------------|---------------|---------------------|--|
| 74HC_HCT166 v.4 | 20151228 | Product data sheet | - | 74HC_HCT166 v.3 | |
| Modifications: | Type numbers 74HC166N and 74HCT166N (SOT38-4) removed. | | | | |
| 74HC_HCT166 v.3 | 20130911 | Product data sheet | - | 74HC_HCT166_CNV v.2 | |
| Modifications: | The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. | | | | |
| | Legal texts have been adapted to the new company name where appropriate. | | | | |
| | Family data added, see <u>Section 9 "Static characteristics"</u> | | | | |
| 74HC_HCT166_CNV v.2 | December 1990 | Product specification | - | - | |

8-bit parallel-in/serial out shift register

15. Legal information

15.1 Data sheet status

| Document status[1][2] | Product status ^[3] | Definition |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Product data sheet

Nexperia

74HC166; 74HCT166

8-bit parallel-in/serial out shift register

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

8-bit parallel-in/serial out shift register

17. Contents

| 1 | General description 1 |
|------|------------------------------------|
| 2 | Features and benefits 1 |
| 3 | Ordering information 1 |
| 4 | Functional diagram 2 |
| 5 | Pinning information 4 |
| 5.1 | Pinning 4 |
| 5.2 | Pin description 4 |
| 6 | Functional description 5 |
| 7 | Limiting values |
| 8 | Recommended operating conditions 6 |
| 9 | Static characteristics 7 |
| 10 | Dynamic characteristics 9 |
| 11 | Waveforms 11 |
| 12 | Package outline 14 |
| 13 | Abbreviations 17 |
| 14 | Revision history 17 |
| 15 | Legal information 18 |
| 15.1 | Data sheet status 18 |
| 15.2 | Definitions 18 |
| 15.3 | Disclaimers 18 |
| 15.4 | Trademarks 19 |
| 16 | Contact information 19 |
| 17 | Contents |