

Complementary enhancement mode MOS transistorsRev. 05 — 24 February 2011Product of the second sec

Product data sheet

Product profile 1.

1.1 General description

One N-channel and one P-channel enhancement mode Field-Effect Transistor (FET) in a plastic package. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

Suitable for high frequency applications due to fast switching characteristics

1.3 Applications

- High-speed line drivers
- Line transformer drivers

- Relay drivers
- Universal line interface in telephone sets

1.4 Quick reference data

Table 1.	Quick reference	data					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{DS} drain-source voltage	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C; N-channel		-	-	300	V
		T _j ≥ 25 °C; T _j ≤ 150 °C; P-channel		-	-	-300	V
I _D	drain current	T _{sp} = 80 °C; N-channel	<u>[1]</u>	-	-	340	mA
		T _{sp} = 80 °C; P-channel	<u>[1]</u>	-	-	-235	mA
P _{tot}	total power dissipation	T _{sp} = 80 °C	[2]	-	-	1.6	W
Static cha	aracteristics						
R _{DSon} drain-source on-state	V _{GS} = 10 V; I _D = 170 mA; T _j = 25 °C; N-channel		-	-	6	Ω	
	resistance	V _{GS} = -10 V; I _D = -115 mA; T _j = 25 °C; P-channel		-	-	17	Ω



 Table 1.
 Quick reference data ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dynamic c	haracteristics					
Q _{GD}	gate-drain charge	V _{GS} = -10 V; I _D = -115 mA; V _{DS} = -50 V; T _j = 25 °C; P-channel	-	674	-	рС
		V _{GS} = 10 V; I _D = 170 mA; V _{DS} = 50 V; T _j = 25 °C; N-channel	-	1385	-	рС

[1] Solder point temperature is the temperature at the soldering point of the drain leads.

[2] Maximum permissible dissipation per MOS transistor (both devices may thus be loaded up to 1.6 W at the same time).

2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S1	source1		
2	G1	gate1		D1 D1 D2 D2
3	S2	source2		
4	G2	gate2		│ ᡯ ॖॾऀ५ ╨ ॖॾऀ५│
5	D2	drain2		S1 G1 S2 G2
6	D2	drain2	SOT96-1 (SO8)	sym114
7	D1	drain1		
8	D1	drain1		

3. Ordering information

Table 3. Ord	ering information		
Type number	Package		
	Name	Description	Version
PHC2300	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1

Limiting values 4.

Table 4. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C; N-channel	-	300	V
		T _j ≥ 25 °C; T _j ≤ 150 °C; P-channel	-	-300	V
V _{GS}	gate-source voltage		-20	20	V
I _D	drain current	T _{sp} = 80 °C; N-channel	<u>[1]</u> _	340	mA
		T _{sp} = 80 °C; P-channel	<u>[1]</u> _	-235	mA
I _{DM}	peak drain current	T _{sp} = 25 °C; pulsed; N-channel	[2] _	1.4	А
		T _{sp} = 25 °C; pulsed; P-channel	[2] _	-0.9	А
P _{tot}	total power dissipation	T _{sp} = 80 °C	<u>[3]</u>	1.6	W
		T _{amb} = 25 °C	<u>[4]</u>	1.8	W
		T _{amb} = 25 °C	<u>[5]</u>	0.9	W
		T _{amb} = 25 °C	[6] _	1.2	W
T _{stg}	storage temperature		-55	150	°C
Tj	junction temperature		-55	150	°C

[1] Solder point temperature is the temperature at the soldering point of the drain leads.

Pulse width and duty cycle limited by maximum junction temperature. [2]


Maximum permissible dissipation per MOS transistor (both devices may thus be loaded up to 1.6 W at the same time). [3]

- Maximum permissible dissipation per MOS transistor. Value based on a printed-circuit board with an Rth(a-tp) (ambient to tie-point) of [4] 27.5 K/W.
- Maximum permissible dissipation per MOS transistor. Value based on a printed-circuit board with an Rth(a-tp) (ambient to tie-point) of 90 [5] K/W.
- Maximum permissible dissipation if only one MOS transistor dissipates. Value based on a printed-circuit board with an Rth(a-tp) (ambient [6] to tie-point) of 90 K/W.



PHC2300

Complementary enhancement mode MOS transistors



5. Thermal characteristics

Table 5.Thermal characteristics

Symbol	Parameter	Cond	itions		Min	Тур	Max	Uni
R _{th(j-sp)}	thermal resistance f junction to solder po				-	-	43	K/V
10 ²						mda	244	
R _{th js} (K/W)								
10								
	(6)							
	(7)							
1	(8)				P	δ=-	tp T	
	(9)							
	(10)							
10 ⁻¹					→ tp			
10-6	10 ⁻⁵	10 ⁻⁴	10 ⁻³	10 ⁻²	10 ⁻¹	t _p (s)	1	
(1)	δ = 1.00. (2) δ = 0.75. ($(3) \delta = 0.5 (4) \delta$	$= 0.33$ (5) $\delta = 0$	2		ф (о)		
	$\delta = 0.1.$ (7) $\delta = 0.05.$ (8)							
	insient thermal resista				on of pulse tin	ne for N	- and	
	hannel; typical values		ien te condonnig	point de d'iunoit				

PHC2300

Complementary enhancement mode MOS transistors


6. Characteristics

	Characteristics	Conditions	Min	Ti en	Max	4 ما ا
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Static chara						
V _{(BR)DSS}	drain-source breakdown voltage	I _D = -10 μA; V _{GS} = 0 V; T _j = 25 °C; P-channel	-300	-	-	V
		$I_D = 10 \ \mu A; V_{GS} = 0 \ V; T_j = 25 \ ^{\circ}C;$ N-channel	300	-	-	V
V _{GS(th)} gate-source threshold voltage		I _D = 1 mA; V _{DS} = V _{GS} ; T _j = 25 °C; N-channel	0.8	-	2	V
		I _D = -1 mA; V _{DS} = V _{GS} ; T _j = 25 °C; P-channel	-0.8	-	-2	V
I _{DSS}	drain leakage current	V_{DS} = -240 V; V_{GS} = 0 V; T_j = 25 °C; P-channel	-	-	-100	nA
		V_{DS} = 240 V; V_{GS} = 0 V; T_j = 25 °C; N-channel	-	-	100	nA
I _{GSS} gate leakage current	gate leakage current	V_{GS} = 20 V; V_{DS} = 0 V; T_j = 25 °C; N-channel	-	-	100	nA
	V_{GS} = -20 V; V_{DS} = 0 V; T_j = 25 °C; N-channel	-	-	100	nA	
		V_{GS} = 20 V; V_{DS} = 0 V; T_j = 25 °C; P-channel	-	-	100	nA
		V_{GS} = -20 V; V_{DS} = 0 V; T_j = 25 °C; P-channel	-	-	100	nA
R _{DSon} drain-source on-state resistance	V_{GS} = 10 V; I _D = 170 mA; T _j = 25 °C; N-channel	-	-	6	Ω	
		V _{GS} = -10 V; I _D = -115 mA; T _j = 25 °C; P-channel	-	-	17	Ω
Dynamic ch	naracteristics					
Q _{G(tot)}	total gate charge	$I_D = 170 \text{ mA}; V_{DS} = 50 \text{ V}; V_{GS} = 10 \text{ V};$ $T_j = 25 \text{ °C}; \text{ N-channel}$	-	6240	-	рС
		I_D = -115 mA; V_{DS} = -50 V; V_{GS} = -10 V; T _j = 25 °C; P-channel	-	2137	-	рС
Q _{GS}	gate-source charge	I_D = 170 mA; V_{DS} = 50 V; V_{GS} = 10 V; T _j = 25 °C; N-channel	-	226	-	рС
		I_D = -115 mA; V_{DS} = -50 V; V_{GS} = -10 V;	-	68	-	рС
Q _{GD}	gate-drain charge	T _j = 25 °C; P-channel	-	674	-	рС
		I_D = 170 mA; V_{DS} = 50 V; V_{GS} = 10 V; T _i = 25 °C; N-channel	-	1385	-	рС
C _{iss} input capacitance	input capacitance	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ T _j = 25 °C; N-channel	-	102	-	pF
		V_{DS} = -50 V; V_{GS} = 0 V; f = 1 MHz; T _j = 25 °C; P-channel	-	45	-	pF
C _{oss}	output capacitance	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ T _j = 25 °C; N-channel	-	15	-	pF
		V_{DS} = -50 V; V_{GS} = 0 V; f = 1 MHz; T _j = 25 °C; P-channel	-	15	-	pF
402200		All information provided in this document is subject to be all distributions		@ ••		
PHC2300		All information provided in this document is subject to legal disclaimers.		© N.	XP B.V. 2011. A	an rights res


PHC2300

Complementary enhancement mode MOS transistors

Table 6.	Characteristics continued					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
- 155	reverse transfer capacitance	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ T _j = 25 °C; N-channel	-	7.3	-	pF
		V_{DS} = -50 V; V_{GS} = 0 V; f = 1 MHz; T _j = 25 °C; P-channel	-	3	-	pF
t _{on} turn-o	turn-on time	V_{DS} = 50 V; V_{GS} = 10 V; I_D = 170 mA; T_j = 25 °C; N-channel	-	7	12	ns
		V_{DS} = -50 V; V_{GS} = -10 V; I_D = -115 mA; T_j = 25 °C; P-channel	-	4	10	ns
t _{off}	turn-off time	V_{DS} = 50 V; V_{GS} = 10 V; T_j = 25 °C; I _D = 170 mA; N-channel	-	53	65	ns
		V_{DS} = -50 V; V_{GS} = -10 V; T_j = 25 °C; I_D = -115 mA; P-channel	-	25	35	ns



Output characteristics: drain current as a Fig 5. function of drain-source voltage; N-channel; typical values




Output characteristics: drain current as a Fig 6. function of drain-source voltage; P-channel; typical values

PHC2300		
Product	data	sh


PHC2300

Complementary enhancement mode MOS transistors



PHC2300


Complementary enhancement mode MOS transistors



(1) V_{DS}

(2) V_{GS}

Fig 11. Gate-source voltage and drain-source voltage as a function of gate charge; P-channel typical values










Fig 12. Source current as a function of source-drain voltage; P-channel typical values



- (5) $I_D = -200 \text{ mA.}$
- (3) ID = -200 IIIA.
- Fig 14. Drain-source on-state resistance as a function of gate-source voltage; P-channel typical values

PHC2300


Complementary enhancement mode MOS transistors



PHC2300

Complementary enhancement mode MOS transistors

7. Package outline



8. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PHC2300 v.5	20110224	Product data sheet	-	PHC2300 v.4
Modifications:	 Various chang 	ges to content.		
PHC2300 v.4	20101216	Product data sheet	-	PHC2300 v.3

9. Legal information

9.1 Data sheet status

Document status [1] [2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective

12 of 14

Complementary enhancement mode MOS transistors

agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

10. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

PHC2300

Complementary enhancement mode MOS transistors

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics4
6	Characteristics5
7	Package outline10
8	Revision history11
9	Legal information12
9.1	Data sheet status12
9.2	Definitions12
9.3	Disclaimers
9.4	Trademarks
10	Contact information13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 24 February 2011 Document identifier: PHC2300