74ABT16240A

$\frac{ \text{16-bit inverting buffer/line driver; 3-state}}{\text{Rev. 6} - 3 \text{ November 2011}}$

Product data sheet

General description 1.

The 74ABT16240A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16240A is an inverting 16-bit buffer that is ideal for driving bus lines. The device features four output enable inputs (10E, 20E, 30E, 40E), each controlling four of the 3-state outputs.

Features and benefits 2.

- 16-bit bus interface
- Multiple V_{CC} and GND pins minimize switching noise
- Power-up 3-state
- 3-state buffers
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Output capability: +64 mA and -32 mA
- Live insertion and extraction permitted
- Latch-up protection exceeds 500 mA per JESD78 class II level A
- ESD protection:
 - ◆ HBM JESD-A114E exceeds 2000 V
 - CDM JESD22-C101-C exceeds 1000 V


Ordering information 3.

Table 1. **Ordering information**

| Type number | Package | | | |
|----------------|-------------------|---------|--|----------|
| | Temperature range | Name | Description | Version |
| 74ABT16240ADGG | –40 °C to +85 °C | TSSOP48 | plastic thin shrink small outline package; 48 leads; body width 6.1 mm | SOT362-1 |
| 74ABT16240ADL | –40 °C to +85 °C | SSOP48 | plastic shrink small outline package; 48 leads; body width 7.5 mm | SOT370-1 |




4. Functional diagram



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|---|-------------------------------|----------------------------|
| $1\overline{OE}$, $2\overline{OE}$, $3\overline{OE}$, $4\overline{OE}$ | 1, 48, 25, 24 | output enable (LOW active) |
| $1\overline{Y}0, 1\overline{Y}1, 1\overline{Y}2, 1\overline{Y}3$ | 2, 3, 5, 6 | 1 data output |
| GND | 4, 10, 15, 21, 28, 34, 39, 45 | ground (0 V) |
| V _{CC} | 7, 18, 31, 42 | supply voltage |
| $2\overline{Y}0, 2\overline{Y}1, 2\overline{Y}2, 2\overline{Y}3$ | 8, 9, 11, 12 | 2 data output |
| $3\overline{Y}0, 3\overline{Y}1, 3\overline{Y}2, 3\overline{Y}3$ | 13, 14, 16, 17 | 3 data output |
| $4\overline{Y}0, 4\overline{Y}1, 4\overline{Y}2, 4\overline{Y}3$ | 19, 20, 22, 23 | 4 data output |
| 4A0, 4A1, 4A2, 4A3 | 30, 29, 27, 26 | 4 data input |
| 3A0, 3A1, 3A2, 3A3 | 36, 35, 33, 32 | 3 data input |
| 2A0, 2A1, 2A2, 2A3 | 41, 40, 38, 37 | 2 data input |
| 1A0, 1A1, 1A2, 1A3 | 47, 46, 44, 43 | 1 data input |

6. Functional description

Table 3. Function table[1]

| Control | Input | Output |
|---------|-------|--------|
| nOE | nAn | nYn |
| L | L | Н |
| L | Н | L |
| Н | X | Z |

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|-----------------------------------|-----------------|------|------|
| V_{CC} | supply voltage | | -0.5 | +7.0 | V |
| V _I | input voltage | | <u>[1]</u> –1.2 | +7.0 | V |
| Vo | output voltage | output in OFF-state or HIGH-state | <u>[1]</u> -0.5 | +5.5 | V |
| I _{IK} | input clamping current | V _I < 0 V | -18 | - | mΑ |
| I _{OK} | output clamping current | V _O < 0 V | -50 | - | mΑ |
| I _O | output current | output in LOW-state | - | 128 | mΑ |
| | | output in HIGH-state | - | -64 | mΑ |
| T _j | junction temperature | | <u>[2]</u> - | 150 | °C |
| T _{stg} | storage temperature | | -65 | +150 | °C |

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Operating conditions

Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|-------------------------------------|--|-----|-----|----------|------|
| V_{CC} | supply voltage | | 4.5 | - | 5.5 | V |
| VI | input voltage | | 0 | - | V_{CC} | V |
| V _{IH} | HIGH-level input voltage | | 2.0 | - | - | V |
| V _{IL} | LOW-level Input voltage | | - | - | 0.8 | V |
| I _{OH} | HIGH-level output current | | -32 | - | - | mA |
| I _{OL} | LOW-level output current | | - | - | 32 | mA |
| | | duty cycle \leq 50 %; $f_i \geq$ 1 kHz | - | - | 64 | mA |
| Δt/ΔV | input transition rise and fall rate | | - | - | 10 | ns/V |
| T _{amb} | ambient temperature | in free air | -40 | - | +85 | °C |

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

9. Static characteristics

Table 6. Static characteristics

| Symbol | Parameter | Conditions | | | 25 °C | | -40 °C t | o +85 °C | Unit |
|-----------------------|------------------------------------|--|--------|------|-------|------|----------|----------|------|
| | | | | Min | Тур | Max | Min | Max | |
| V _{IK} | input clamping voltage | $V_{CC} = 4.5 \text{ V}; I_{IK} = -18 \text{ mA}$ | | -1.2 | -0.9 | - | -1.2 | - | V |
| V _{OH} | HIGH-level output | $V_I = V_{IL}$ or V_{IH} | | | | | | | |
| | voltage | $V_{CC} = 4.5 \text{ V}; I_{OH} = -3 \text{ mA}$ | | 2.5 | 2.9 | - | 2.5 | - | V |
| | | $V_{CC} = 5.0 \text{ V}; I_{OH} = -3 \text{ mA}$ | | 3.0 | 3.4 | - | 3.0 | - | V |
| | | $V_{CC} = 4.5 \text{ V}; I_{OH} = -32 \text{ mA}$ | | 2.0 | 2.4 | - | 2.0 | - | V |
| V _{OL} | LOW-level output voltage | V_{CC} = 4.5 V; I_{OL} = 64 mA; V_{I} = V_{IL} or V_{IH} | | - | 0.42 | 0.55 | - | 0.55 | V |
| l _l | input leakage current | $V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$ | | - | ±0.01 | ±1.0 | - | ±1.0 | μΑ |
| I _{OFF} | power-off leakage current | V_{CC} = 0 V; V_{I} or $V_{O} \le 4.5$ V | | - | ±5.0 | ±100 | - | ±100 | μΑ |
| I _{O(pu/pd)} | power-up/power-down output current | $V_{CC} = 2.0 \text{ V}; V_O = 0.5 \text{ V};$ $V_I = \text{GND or } V_{CC}; n\overline{\text{OE}} = \text{HIGH}$ | [1] | - | ±5.0 | ±50 | - | ±50 | μΑ |
| l _{OZ} | OFF-state output | V_{CC} = 5.5 V; V_I = V_{IL} or V_{IH} | | | | | | | |
| | current | output HIGH-state at V _O = 5.5 V | | - | 1.0 | 10 | - | 10 | μΑ |
| | | output LOW-state at $V_0 = 0.5 \text{ V}$ | | - | -1.0 | -10 | - | -10 | μΑ |
| I _{LO} | output leakage current | HIGH-state; $V_O = 5.5 \text{ V}$; $V_{CC} = 5.5 \text{ V}$; $V_I = \text{GND or } V_{CC}$ | | - | 1.0 | 50 | - | 50 | μΑ |
| Io | output current | $V_{CC} = 5.5 \text{ V}; V_{O} = 2.5 \text{ V}$ | [2] | -180 | -70 | -50 | -180 | -50 | mΑ |
| I _{CC} | supply current | V_{CC} = 5.5 V; V_I = GND or V_{CC} | | | | | | | |
| | | outputs HIGH-state | | - | 0.5 | 1.0 | - | 1.0 | mΑ |
| | | outputs LOW-state | | - | 8 | 19 | - | 19 | mΑ |
| | | outputs 3-state | | - | 0.5 | 1.0 | - | 1.0 | mΑ |
| Δl _{CC} | additional supply current | per input pin; V_{CC} = 5.5 V; one input at 3.4 V and other inputs at V_{CC} or GND | [3][4] | - | 10 | 200 | - | 200 | μΑ |
| Cı | input capacitance | $V_I = 0 \text{ V or } V_{CC}$ | | - | 4 | - | - | - | pF |
| C _{I/O} | input/output capacitance | outputs disabled; $V_O = 0 V \text{ or } V_{CC}$ | | - | 6 | - | - | - | pF |

^[1] This parameter is valid for any V_{CC} between 0 V and 2.1 V, with a transition time of up to 10 ms. From V_{CC} = 2.1 V to V_{CC} = 5 V \pm 10 %, a transition time of up to 100 μ s is permitted.

^[2] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

^[3] This is the increase in supply current for each input at 3.4 V.


^[4] This data sheet limit may vary among suppliers.


10. Dynamic characteristics

Table 7. Dynamic characteristics GND = 0 V. For test circuit, see <u>Figure 6</u>.


| Symbol | Parameter | Conditions | 25 °C | ; V _{CC} = | 5.0 V | | o +85 °C;) V ± 0.5 V | Unit |
|------------------|-------------------------------------|--|-------|---------------------|-------|-----|--------------------------|------|
| | | | Min | Тур | Max | Min | Max | |
| t _{PLH} | LOW to HIGH propagation delay | nAn to $n\overline{Y}$ n, see Figure 4 | 1.0 | 2.0 | 3.0 | 1.0 | 3.7 | ns |
| t _{PHL} | HIGH to LOW propagation delay | nAn to $n\overline{Y}$ n, see Figure 4 | 1.0 | 1.5 | 3.0 | 1.0 | 3.5 | ns |
| t _{PZH} | OFF-state to HIGH propagation delay | nOE to nYn; see Figure 5 | 1.2 | 2.4 | 3.3 | 1.2 | 4.2 | ns |
| t _{PZL} | OFF-state to LOW propagation delay | nOE to nYn; see Figure 5 | 1.2 | 2.3 | 3.2 | 1.0 | 4.2 | ns |
| t _{PHZ} | HIGH to OFF-state propagation delay | nOE to nYn; see Figure 5 | 1.3 | 2.7 | 4.1 | 1.6 | 4.7 | ns |
| t _{PLZ} | LOW to OFF-state propagation delay | nOE to nYn; see Figure 5 | 1.3 | 2.5 | 3.6 | 1.4 | 4.1 | ns |

11. Waveforms






12. Test information



 $V_{M} = 1.5 V$

a. Input pulse definition



Test data is given in Table 8.

Definitions test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

b. Test circuit for 3-state outputs

Fig 6. Load circuitry for switching times


Table 8. Test data

| Input | | | | Load | | V _{EXT} | | | |
|-------|-------|----------------|---------------------------------|--|-------------|---|-------|-------------------------------------|--|
| VI | fi | t _W | t _r , t _f | t _f C _L R _L | | t _{PHZ} , t _{PZH} t _{PLZ} , t _{PZL} | | t _{PLH} , t _{PHL} | |
| 3.0 V | 1 MHz | 500 ns | 2.5 ns | 50 pF | 500Ω | open | 7.0 V | open | |

13. Package outline

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



| UNIT | A max. | A 1 | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E ⁽²⁾ | е | HE | L | Lp | Q | v | w | у | Z | θ |
|------|-----------|--------------|----------------|----------------|--------------|------------|------------------|------------------|-----|------------|---|------------|--------------|------|------|-----|------------|----------|
| mm | 1.2 | 0.15 0.05 | 1.05 0.85 | 0.25 | 0.28 0.17 | 0.2 0.1 | 12.6 12.4 | 6.2 6.0 | 0.5 | 8.3 7.9 | 1 | 0.8 0.4 | 0.50 0.35 | 0.25 | 0.08 | 0.1 | 0.8 0.4 | 8° 0° |

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | | EUROPEAN | ISSUE DATE | | |
|----------|-----|--------|-------------|----------|------------|---------------------------------|--|
| VERSION | IEC | JEDEC | JEDEC JEITA | | PROJECTION | | |
| SOT362-1 | | MO-153 | | | | 99-12-27 03-02-19 | |
| | - | | | | | - | |

Fig 7. Package outline SOT362-1 (TSSOP48)


74ABT16240A

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



| Similario (titili are the original difficusions) | | | | | | | | | | | | | | | | | | |
|--|-----------|----------------|----------------|----------------|------------|--------------|------------------|------------------|-------|--------------|-----|------------|------------|------|------|-----|------------------|----------|
| UNIT | A max. | A ₁ | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | v | w | у | Z ⁽¹⁾ | θ |
| mm | 2.8 | 0.4 0.2 | 2.35 2.20 | 0.25 | 0.3 0.2 | 0.22 0.13 | 16.00 15.75 | 7.6 7.4 | 0.635 | 10.4 10.1 | 1.4 | 1.0 0.6 | 1.2 1.0 | 0.25 | 0.18 | 0.1 | 0.85 0.40 | 8° 0° |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | |
|----------|-----|--------|----------|------------|---------------------------------|--|
| VERSION | IEC | JEDEC | JEITA | PROJECTION | ISSUE DATE | |
| SOT370-1 | | MO-118 | | | 99-12-27 03-02-19 | |

Package outline SOT370-1 (SSOP48) Fig 8.

74ABT16240A

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

14. Abbreviations

Table 9. Abbreviations

| Acronym | Description |
|---------|-----------------------------|
| BiCMOS | Bipolar CMOS |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| НВМ | Human Body Model |
| CDM | Charged Device Model |
| TTL | Transistor-Transistor Logic |

15. Revision history

Table 10. Revision history

| | • | | | |
|-------------------|---------------------------------|-----------------------|----------------|-------------------|
| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| 74ABT16240A v.6 | 20111103 | Product data sheet | - | 74ABT16240A v.5 |
| Modifications: | Legal pages | updated | | |
| 74ABT16240A v.5 | 20100525 | Product data sheet | - | 74ABT16240A v.4 |
| 74ABT16240A v.4 | 20090325 | Product data sheet | - | 74ABT16240A v.3 |
| 74ABT16240A v.3 | 20040212 | Product specification | 01-A15420 | 74ABT_H16240A v.2 |
| 74ABT_H16240A v.2 | 19980225 | Product specification | 853-1880 19019 | 74ABT_H16240A |
| 74ABT_H16240A | 19961001 | Product specification | - | - |

16. Legal information

16.1 Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|--------------------------------|-------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74ABT16240A

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

NXP Semiconductors 74ABT16240A

16-bit inverting buffer/line driver; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

| 1 | General description 1 |
|------|------------------------------------|
| 2 | Features and benefits |
| 3 | Ordering information 1 |
| 4 | Functional diagram 2 |
| 5 | Pinning information |
| 5.1 | Pinning |
| 5.2 | Pin description |
| 6 | Functional description 4 |
| 7 | Limiting values 4 |
| 8 | Recommended operating conditions 4 |
| 9 | Static characteristics 5 |
| 10 | Dynamic characteristics 6 |
| 11 | Waveforms |
| 12 | Test information 8 |
| 13 | Package outline 9 |
| 14 | Abbreviations |
| 15 | Revision history |
| 16 | Legal information |
| 16.1 | Data sheet status |
| 16.2 | Definitions |
| 16.3 | Disclaimers |
| 16.4 | Trademarks13 |
| 17 | Contact information |
| 18 | Contents |
| | |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.