Octal dual supply translating transceiver; 3-state Rev. 10 — 18 December 2012 Pro-

Product data sheet

#### **General description** 1.

The 74LVC4245A is an octal dual supply translating transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. It is designed to interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply environment.

The device features an output enable input (pin OE) for easy cascading and a send/receive input (pin DIR) for direction control. Pin  $\overline{OE}$  controls the outputs so that the buses are effectively isolated.

In suspend mode, when  $V_{CC(A)}$  is zero, there will be no current flow from one supply to the other supply. The A-outputs must be set 3-state and the voltage on the A-bus must be smaller than  $V_{diode}$  (typical 0.7 V).

 $V_{CC(A)} \ge V_{CC(B)}$ , except in suspend mode.

#### 2. **Features and benefits**

- 5 V tolerant inputs/outputs, for interfacing with 5 V logic
- Wide supply voltage range:
  - 3 V bus (V<sub>CC(B)</sub>): 1.5 V to 3.6 V
  - 5 V bus (V<sub>CC(A)</sub>): 1.5 V to 5.5 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- High-impedance when V<sub>CC(A)</sub> = 0 V
- Complies with JEDEC standard no. JESD8B/JESD36
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from –40 °C to +85 °C and –40 °C to +125 °C




Octal dual supply translating transceiver; 3-state

### 3. Ordering information


Type number	Package							
	Temperature range	Name	Description	Version				
74LVC4245AD	–40 °C to +125 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1				
74LVC4245ADB	–40 °C to +125 °C	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1				
74LVC4245APW	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1				
74LVC4245ABQ	–40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm	SOT815-1				

### 4. Functional diagram



Octal dual supply translating transceiver; 3-state

### 5. Pinning information



### 5.1 Pinning

### 5.2 Pin description

Table 2.	Pin description		
Symbol		Pin	Description
V <sub>CC(A)</sub>		1	supply voltage (5 V bus)
V <sub>CC(B)</sub>		23, 24	supply voltage (3 V bus)
GND		11, 12, 13	ground (0 V)
DIR		2	direction control
A[0:7]		3, 4, 5, 6, 7, 8, 9, 10	data input or output
B[0:7]		21, 20, 19, 18, 17, 16, 15, 14	data input or output
OE		22	output enable input (active LOW)

Octal dual supply translating transceiver; 3-state

### 6. Functional description

Table 3.	Functional table <sup>[1]</sup>							
Input		Input/output						
OE	DIR	An	Bn					
L	L	A = B	input					
L	Н	input	B = A					
Н	Х	Z	Z					

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

### 7. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC(A)</sub>	supply voltage A		-0.5	+6.5	V
V <sub>CC(B)</sub>	supply voltage B		-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ > $V_{\rm CCO}$ or $V_{\rm O}$ < 0 V	<u>[3]</u>	±50	mA
Vo	output voltage	output HIGH or LOW state	<u>[1]</u> –0.5	V <sub>CC</sub> + 0.5	V
		output 3-state	<u>[1]</u> –0.5	+6.5	V
I <sub>O</sub>	output current	$V_{O} = 0 V$ to $V_{CCO}$	<u>[3]</u>	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	[2] _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[3]  $~V_{CCO}$  is the supply voltage associated with the output.

### 8. Recommended operating conditions

Table 5.	Recommended operating condition	ns				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC(A)</sub>	supply voltage A	$V_{CC(A)} \ge V_{CC(B)};$ see <u>Figure 5</u> for maximum speed performance	1.5	-	5.5	V
V <sub>CC(B)</sub>	supply voltage B	$V_{CC(A)} \ge V_{CC(B)};$ see Figure 5 for low-voltage applications	1.5	-	3.6	V
VI	input voltage	for control inputs	0	-	5.5	V
74LVC4245A	All informa	tion provided in this document is subject to legal disclaimers.			© NXP B.V. 2012	2. All rights reserved
Product da	ata sheet	Rev. 10 — 18 December 2012				4 of 18

#### Table 5. Recommended operating conditions

### Octal dual supply translating transceiver; 3-state

Table 5.	Recommended operating conditionscontinued							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
Vo	output voltage	output HIGH or LOW state	0	-	$V_{CC}$	V		
		output 3-state	0	-	5.5	V		
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C		
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC(B)} = 2.7 \text{ V to } 3.0 \text{ V}$	-	-	20	ns/V		
		$V_{CC(B)}$ = 3.0 V to 3.6 V	-	-	10	ns/V		
		$V_{CC(A)} = 3.0 \text{ V to } 4.5 \text{ V}$	-	-	20	ns/V		
		$V_{CC(A)} = 4.5 V \text{ to } 5.5 V$	-	-	10	ns/V		

#### Table 5. Recommended operating conditions ...continued

### 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Uni
T <sub>amb</sub> = -4	0 °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC(B)} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	V
		$V_{CC(A)} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC(B)} = 2.7 V \text{ to } 3.6 V$	-	-	0.8	V
		$V_{CC(A)} = 4.5 V \text{ to } 5.5 V$	-	-	0.8	V
V <sub>он</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$V_{CC(B)}$ = 2.7 V to 3.6 V; $I_{O}$ = –100 $\mu A$	$V_{CC(B)} - 0.2$	V <sub>CC(B</sub> )	-	V
		$V_{CC(B)} = 2.7 \text{ V}; I_{O} = -12 \text{ mA}$	$V_{CC(B)} - 0.5$	-	-	V
		$V_{CC(B)} = 3.0 \text{ V}; I_0 = -24 \text{ mA}$	$V_{CC(B)} - 0.8$	-	-	V
		$V_{CC(A)}$ = 4.5 V to 5.5 V; $I_{O}$ = –100 $\mu A$	$V_{CC(A}) - 0.2$	V <sub>CC(A</sub> )	-	V
		$V_{CC(A)} = 4.5 \text{ V}; I_{O} = -12 \text{ mA}$	$V_{CC(A}) - 0.5$	-	-	V
		$V_{CC(A)} = 4.5 \text{ V}; I_0 = -24 \text{ mA}$	$V_{CC(A}) - 0.8$	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$V_{CC(B)}$ = 2.7 V to 3.6 V; I <sub>O</sub> = 100 µA	-	-	0.20	V
		$V_{CC(B)} = 2.7 \text{ V}; I_0 = 12 \text{ mA}$	-	-	0.40	V
		$V_{CC(B)} = 3.0 \text{ V}; I_0 = 24 \text{ mA}$	-	-	0.55	V
		$V_{CC(A)}$ = 4.5 V to 5.5 V; I <sub>O</sub> = 100 $\mu$ A	-	-	0.20	V
		$V_{CC(A)} = 4.5 \text{ V}; I_0 = 12 \text{ mA}$	-	-	0.40	V
		$V_{CC(A)} = 4.5 \text{ V}; I_0 = 24 \text{ mA}$	-	-	0.55	V
l	input leakage current	$V_1 = 5.5 \text{ V or GND}$	-	±0.1	±5	μA
loz	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}$	[2]			
		$V_{CC(B)}$ = 3.6 V; $V_O$ = $V_{CC(B)}$ or GND	-	±0.1	±5	μA
		$V_{CC(A)} = 5.5 \text{ V}; V_O = V_{CC(A)} \text{ or GND}$	-	±0.1	±5	μA
lcc	supply current	I <sub>O</sub> = 0 A				
		$V_{CC(B)}$ = 3.6 V; other inputs at $V_{CC(B)}$ or GND	-	0.1	10	μA
		$V_{CC(A)} = 5.5 V;$ other inputs at $V_{CC(A)}$ or GND	-	0.1	10	μA

### Octal dual supply translating transceiver; 3-state

#### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	ľ	Min	Typ <mark>[1]</mark>	Max	Unit
∆l <sub>CC</sub>	additional supply current	per control pin; I <sub>O</sub> = 0 A	[3]				
		$\label{eq:VCC(B)} \begin{array}{l} V_{CC(B)} = 2.7 \ V \ \text{to} \ 3.6 \ V; \\ V_{I} = V_{CC(B)} - 0.6 \ V; \\ \text{other inputs at} \ V_{CC(B)} \ \text{or GND} \end{array}$	-		5	500	μA
		$\label{eq:VCC(A)} \begin{array}{l} V_{CC(A)} = 4.5 \ V \ \text{to} \ 5.5 \ V; \\ V_{I} = V_{CC(A)} - 0.6 \ V; \\ \text{other inputs at} \ V_{CC(A)} \ \text{or} \ GND \end{array}$	-		5	500	μA
CI	input capacitance		-		4.0	-	pF
C <sub>I/O</sub>	input/output capacitance	An and Bn	-		5.0	-	pF
T <sub>amb</sub> = -4	0 °C to +125 °C						
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC(B)} = 2.7 V \text{ to } 3.6 V$	2	2.0	-	-	V
		V <sub>CC(A)</sub> = 4.5 V to 5.5 V	2	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC(B)} = 2.7 V \text{ to } 3.6 V$	-		-	0.8	V
		$V_{CC(A)} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-		-	0.8	V
V <sub>он</sub>	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$					
		$V_{CC(B)}$ = 2.7 V to 3.6 V; $I_O$ = –100 $\mu A$	١	/ <sub>CC(B)</sub> – 0.3	-	-	V
		$V_{CC(B)} = 2.7 \text{ V}; I_O = -12 \text{ mA}$	١	/ <sub>CC(B)</sub> – 0.65	-	-	V
		$V_{CC(B)} = 3.0 \text{ V}; I_O = -24 \text{ mA}$	١	/ <sub>CC(B)</sub> – 1.0	-	-	V
		$V_{CC(A)}$ = 4.5 V to 5.5 V; $I_O$ = –100 $\mu A$	١	/ <sub>CC(A)</sub> – 0.3	-	-	V
		$V_{CC(A)} = 4.5 \text{ V}; I_O = -12 \text{ mA}$	١	/ <sub>CC(A)</sub> – 0.65	-	-	V
		$V_{CC(A)} = 4.5 \text{ V}; I_O = -24 \text{ mA}$	١	/ <sub>CC(A)</sub> – 1.0	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$					
		$V_{CC(B)}$ = 2.7 V to 3.6 V; $I_{O}$ = 100 $\mu A$	-		-	0.30	V
		$V_{CC(B)} = 2.7 \text{ V}; I_O = 12 \text{ mA}$	-		-	0.60	V
		$V_{CC(B)} = 3.0 \text{ V}; I_O = 24 \text{ mA}$	-		-	0.80	V
		$V_{CC(A)}$ = 4.5 V to 5.5 V; $I_{O}$ = 100 $\mu A$	-		-	0.30	V
		$V_{CC(A)} = 4.5 \text{ V}; I_O = 12 \text{ mA}$	-		-	0.60	V
		$V_{CC(A)} = 4.5 \text{ V}; I_0 = 24 \text{ mA}$	-		-	0.80	V
l	input leakage current	$V_{I} = 5.5 \text{ V or GND}$	-		-	±20	μA
l <sub>oz</sub>	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}$	[2]				
		$V_{CC(B)}$ = 3.6 V; $V_O$ = $V_{CC(B)}$ or GND	-		-	±20	μA
		$V_{CC(A)} = 5.5 \text{ V}; V_O = V_{CC(A)} \text{ or GND}$	-		-	±20	μΑ
lcc	supply current	I <sub>O</sub> = 0 A					
		$V_{CC(B)}$ = 3.6 V; other inputs at $V_{CC(B)}$ or GND	-		-	40	μA
		$V_{CC(A)} = 5.5 V;$ other inputs at $V_{CC(A)}$ or GND	-		-	40	μA

other inputs at  $V_{CC(A)}$  or GND

### **NXP Semiconductors**

# 74LVC4245A

### Octal dual supply translating transceiver; 3-state

#### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

				,			
Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Max	Unit
$\Delta I_{CC}$ additional supply current		per control pin; $I_0 = 0 A$	1	<u>3]</u>			
		$\label{eq:VCC(B)} \begin{array}{l} V_{CC(B)} = 2.7 \ V \ to \ 3.6 \ V; \\ V_I = V_{CC(B)} - 0.6 \ V; \\ \text{other inputs at } V_{CC(B)} \ \text{or GND} \end{array}$		-	-	5000	μA
		$\label{eq:VCC(A)} \begin{array}{l} V_{CC(A)} = 4.5 \ V \ to \ 5.5 \ V; \\ V_I = V_{CC(A)} - 0.6 \ V; \\ \text{other inputs at } V_{CC(A)} \ \text{or GND} \end{array}$		-	-	5000	μA

[1] All typical values are measured at V<sub>CC(A)</sub> = 5.0 V, V<sub>CC(B</sub>) = 3.3 V and T<sub>amb</sub> = 25 °C.

[2] For transceivers, the parameter  $I_{OZ}$  includes the input leakage current.

[3]  $V_{CC(B)} = 2.7$  V to 3.6 V: other inputs at  $V_{CC(B)}$  or GND.

 $V_{CC(A)}$  = 4.5 V to 5.5 V: other inputs at  $V_{CC(A)}$  or GND.

### **10. Dynamic characteristics**

#### Table 7.Dynamic characteristics

Voltages are referenced to GND (ground = 0 V).  $V_{CC(A)} = 4.5$  V to 5.5 V;  $t_r = t_f \le 2.5$  ns. For test circuit see <u>Figure 8</u>.

Symbol	Parameter	Conditions	V <sub>CC(B</sub> )	-40	0 °C to +8	85 °C	–40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>PHL</sub>	HIGH to LOW	An to Bn;	2.7 V	1.0	3.6	6.3	1.0	8.0	ns
	propagation	see Figure 6	3.0 V to 3.6 V	1.0	3.3	6.3	1.0	8.0	ns
	delay	Bn to An;	2.7 V	1.0	3.4	6.1	1.0	8.0	ns
		see Figure 6	3.0 V to 3.6 V	1.0	3.4	6.1	1.0	8.0	ns
<sup>I</sup> PLH	LOW to HIGH	An to Bn;	2.7 V	1.0	3.3	6.7	1.0	8.5	ns
	propagation delay	see Figure 6	3.0 V to 3.6 V	1.0	2.8	6.5	1.0	8.5	ns
	uelay	Bn to An;	2.7 V	1.0	3.0	5.0	1.0	6.5	ns
		see <u>Figure 6</u>	3.0 V to 3.6 V	1.0	3.0	5.0	1.0	6.5	ns
<sup>I</sup> PZL	OFF-state to	OE to An;	2.7 V	1.0	4.5	9.0	1.0	11.5	ns
	LOW propagation delay	see Figure 7	3.0 V to 3.6 V	1.0	4.5	9.0	1.0	11.5	ns
		OE to Bn;	2.7 V	1.0	4.4	8.7	1.0	11.0	ns
,	see Figure 7	3.0 V to 3.6 V	1.0	3.8	8.1	1.0	10.5	ns	
PZH	OFF-state to	OE to An;	2.7 V	1.0	4.5	8.1	1.0	10.5	ns
	HIGH propagation	see Figure 7	3.0 V to 3.6 V	1.0	4.5	8.1	1.0	10.5	ns
	delay	OE to Bn;	2.7 V	1.0	4.3	8.7	1.0	11.0	ns
	-	see <u>Figure 7</u>	3.0 V to 3.6 V	1.0	3.2	8.1	1.0	10.5	ns
PLZ	LOW to	OE to An;	2.7 V	1.0	2.9	7.0	1.0	9.0	ns
	OFF-state propagation	see <u>Figure 7</u>	3.0 V to 3.6 V	1.0	2.9	7.0	1.0	9.0	ns
	delay	OE to Bn;	2.7 V	1.0	3.9	7.7	1.0	10.0	ns
		see <u>Figure 7</u>	3.0 V to 3.6 V	1.0	3.5	7.7	1.0	10.0	ns
PHZ	HIGH to	OE to An;	2.7 V	1.0	2.8	5.8	1.0	7.5	ns
	OFF-state propagation	see <u>Figure 7</u>	3.0 V to 3.6 V	1.0	2.8	5.8	1.0	7.5	ns
	delay	OE to Bn;	2.7 V	1.0	3.3	7.8	1.0	10.0	ns
	- /	see Figure 7	3.0 V to 3.6 V	1.0	2.9	7.8	1.0	10.0	ns
LVC4245A		All inforr	nation provided in this document is su	bject to legal dis	sclaimers.		©I	NXP B.V. 2012. All r	ights rese

Product data sheet

7 of 18

### Octal dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions	V <sub>CC(B</sub> )	-40	°C to +8	5 °C	–40 °C to	o +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t <sub>sk(o)</sub>	output skew time		[2]	-	-	1.0	-	1.5	ns
d	power dissipation capacitance	5 V bus: Bn to An; V <sub>I</sub> = GND to V <sub>CC(A</sub> ); V <sub>CC(A</sub> ) = 5.0 V	[3]						
		outputs enabled	-	-	17	-	-	-	pF
		outputs disabled	-	-	5	-	-	-	pF
		3 V bus: An to Bn; V <sub>I</sub> = GND to V <sub>CC(B</sub> ); V <sub>CC(B</sub> ) = 3.3 V	[3]						
		outputs enabled	-	-	17	-	-	-	pF
		outputs disabled	-	-	5	-	-	-	pF

#### Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V).  $V_{CC(A)} = 4.5$  V to 5.5 V;  $t_r = t_f \le 2.5$  ns. For test circuit see Figure 8

[1] Typical values are measured at  $T_{amb} = 25 \text{ °C}$ ,  $V_{CC(A)} = 5.0 \text{ V}$ , and  $V_{CC(B)} = 2.7 \text{ V}$  and 3.3 V respectively.

[2] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[3]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i = \text{input}$  frequency in MHz;  $f_o = \text{output}$  frequency in MHz


 $C_{\mathsf{L}}$  = output load capacitance in pF

 $V_{CC}$  = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs


### **11. AC waveforms**




### **NXP Semiconductors**


# 74LVC4245A

### Octal dual supply translating transceiver; 3-state





### Octal dual supply translating transceiver; 3-state



Supply voltage	Input	Load	Load		V <sub>EXT</sub>			
V <sub>CC(A)</sub>	V <sub>CC(B)</sub>	V <sub>I</sub> [1]	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub> [2]	
< 2.7 V	< 2.7 V	V <sub>CCI</sub>	50 pF	500 Ω	open	GND	$2 \times V_{CCO}$	
-	2.7 V to 3.6 V	2.7 V	50 pF	500 Ω	open	GND	$2 \times V_{CCO}$	
4.5 V to 5.5 V	-	3.0 V	50 pF	500 Ω	open	GND	$2\times V_{CCO}$	

[1]  $V_{CCI}$  is the supply voltage associated with the data input port.


[2]  $V_{CCO}$  is the supply voltage associated with the output port.

### **NXP Semiconductors**

# 74LVC4245A

Octal dual supply translating transceiver; 3-state


### 12. Package outline



#### Fig 9. Package outline SOT137-1 (SO24)

All information provided in this document is subject to legal disclaimers.


Octal dual supply translating transceiver; 3-state



#### Fig 10. Package outline SOT340-1 (SSOP24)

All information provided in this document is subject to legal disclaimers.


Octal dual supply translating transceiver; 3-state



#### Fig 11. Package outline SOT355-1 (TSSOP24)

All information provided in this document is subject to legal disclaimers.

Octal dual supply translating transceiver; 3-state



#### DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

Fig 12. Package outline SOT815-1 (DHVQFN24)

Octal dual supply translating transceiver; 3-state

### **13. Abbreviations**

Table 9. Abbreviations				
Acronym	Description			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

## 14. Revision history

Table 10. Revision	history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC4245A v.10	20121218	Product data sheet	-	74LVC4245A v.9
Modifications:	<ul> <li>V<sub>CC(A</sub>) and V<sub>CC</sub></li> </ul>	$C(B)$ changed into $V_{CC(A)}$ and	d V <sub>CC(B)</sub> (errata)	
74LVC4245A v.9	20121120	Product data sheet	-	74LVC4245A v.8
Modifications:	• Figure 4: Pin c	onfiguration drawing correc	ted for DHVQFN24 pac	kage
74LVC4245A v.8	20111122	Product data sheet	-	74LVC4245A v.7
74LVC4245A v.7	20110812	Product data sheet	-	74LVC4245A v.6
74LVC4245A v.6	20080118	Product data sheet	-	74LVC4245A v.5
74LVC4245A v.5	20040330	Product specification	-	74LVC4245A v.4
74LVC4245A v.4	20040211	Product specification	-	74LVC4245A v.3
74LVC4245A v.3	19990615	Product specification	-	74LVC4245A v.2
74LVC4245A v.2	19980729	Product specification	-	74LVC4245A v.1
74LVC4245A v.1	19980729	Product specification	-	-

Octal dual supply translating transceiver; 3-state

### **15. Legal information**

### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC4245A

© NXP B.V. 2012. All rights reserved.

#### Octal dual supply translating transceiver; 3-state

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

# NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Octal dual supply translating transceiver; 3-state

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 7
11	AC waveforms 8
12	Package outline 11
13	Abbreviations 15
14	Revision history 15
15	Legal information 16
15.1	Data sheet status 16
15.2	Definitions 16
15.3	Disclaimers
15.4	Trademarks 17
16	Contact information 17
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 December 2012 Document identifier: 74LVC4245A