

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com/, http://www.nexperia.com/, use http://www.nexperia.com/

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

PML340SN

N-channel TrenchMOS standard level FET

Rev. 01 — 24 August 2006

Product data sheet

1. Product profile

1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a surface-mounted plastic package using TrenchMOS technology.

1.2 Features

- Standard level threshold
- Very low thermal impedance
- Low profile and small footprint
- Low on-state resistance

1.3 Applications

- Primary side switching
- DC-to-DC converters

1.4 Quick reference data

- V_{DS} ≤ 220 V
- R_{DSon} \leq 386 m Ω

- I_D ≤ 7.3 A
- $Q_{GD} = 4.25 \text{ nC (typ)}$

2. Pinning information

Table 1. Pinning

Pin	Description	Simplified outline	Symbol
1, 2, 3	source (S)	0 - 0 -	
4	gate (G)	8 7 6 5	D
5, 6, 7, 8	drain (D)	1 2 3 4 Transparent top view	G mbb076 S
		SOT873-1 (HVSON8)	



N-channel TrenchMOS standard level FET

3. Ordering information

Table 2. Ordering information

Type number	Package				
	Name	Description	Version		
PML340SN	HVSON8	plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body $3.3\times3.3\times0.85~\text{mm}$	SOT873-1		


4. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	25 °C ≤ T _j ≤ 150 °C	-	220	V
V_{GS}	gate-source voltage		-	±20	V
I_D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 2</u> and <u>3</u>	-	7.3	Α
		$T_{mb} = 100 ^{\circ}\text{C}$; $V_{GS} = 10 \text{V}$; see Figure 2	-	4.4	Α
I_{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; see Figure 3	-	14	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see Figure 1	-	50	W
T _{stg}	storage temperature		-55	+150	°C
Tj	junction temperature		-55	+150	°C
Source-d	drain diode				
Is	source current	T _{mb} = 25 °C	-	7.6	Α
I _{SM}	peak source current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$	-	14	Α
Avalanci	ne ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	unclamped inductive load; I _D = 3.5 A; t_p = 0.05 ms; V _{DS} \leq 220 V; R _{GS} = 50 Ω ; V _{GS} = 10 V; starting at T _j = 25 °C	-	22	mJ

N-channel TrenchMOS standard level FET




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100 \%$$

Fig 2. Normalized continuous drain current as a function of mounting base temperature



 T_{mb} = 25 °C; I_{DM} is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

N-channel TrenchMOS standard level FET

5. Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	2.5	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

N-channel TrenchMOS standard level FET

6. Characteristics


Table 5. Characteristics

 $T_j = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	naracteristics					
V _{(BR)DSS}	drain-source breakdown	$I_D = 250 \mu A; V_{GS} = 0 V$				
	voltage	T _j = 25 °C	220	-	-	V
		T _j = −55 °C	196	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; see <u>Figure 9</u> and <u>10</u>				
		T _j = 25 °C	2	3	4	V
		T _j = 150 °C	1.2	-	-	V
		T _j = −55 °C	-	-	4.4	V
I _{DSS}	drain leakage current	V _{DS} = 176 V; V _{GS} = 0 V				
		T _j = 25 °C	-	-	1	μΑ
		T _j = 150 °C	-	-	100	μΑ
I _{GSS}	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
R _G	gate resistance	f = 1 MHz	-	0.6	-	Ω
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 2.6 \text{ A}; \text{ see } \frac{\text{Figure 6}}{\text{Mode of }} \text{ and } \frac{8}{\text{Mode of }}$				
		T _j = 25 °C	-	320	386	$m\Omega$
		T _j = 150 °C	-	768	927	$m\Omega$
		$V_{GS} = 6 \text{ V}; I_D = 2.5 \text{ A}$	-	330	396	$m\Omega$
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 2.6 \text{ A}$; $V_{DS} = 110 \text{ V}$; $V_{GS} = 10 \text{ V}$;	-	13.2	-	nC
Q_{GS}	gate-source charge	see Figure 11 and 12	-	2.5	-	nC
Q _{GS1}	pre-V _{GS(th)} gate-source charge		-	1.72	-	nC
Q _{GS2}	post-V _{GS(th)} gate-source charge		-	0.78	-	nC
Q_{GD}	gate-drain charge		-	4.25	-	nC
$V_{GS(pl)}$	gate-source plateau voltage		-	4.35	-	V
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 30 \text{ V}; f = 1 \text{ MHz};$	-	656	-	pF
C _{oss}	output capacitance	see Figure 14	-	69	-	pF
C _{rss}	reverse transfer capacitance		-	24	-	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 100 \text{ V}; R_L = 100 \Omega; V_{GS} = 10 \text{ V};$	-	9	-	ns
t _r	rise time	$R_G = 5.6 \Omega$	-	11.8	-	ns
t _{d(off)}	turn-off delay time		-	19.8	-	ns
t _f	fall time		-	4.5	-	ns
Source-d	drain diode					
V_{SD}	source-drain voltage	$I_S = 2.8 \text{ A}$; $V_{GS} = 0 \text{ V}$; see Figure 13	-	8.0	1.2	V
t _{rr}	reverse recovery time	$I_S = 3.2 \text{ A}; \text{ d}I_S/\text{d}t = -100 \text{ A/}\mu\text{s}; \text{ V}_{GS} = 0 \text{ V};$	-	111	-	ns
	recovered charge	$V_R = 120 \text{ V}$		340		nC


PML340SN

N-channel TrenchMOS standard level FET



T_i = 25 °C


Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values



 T_i = 25 °C and 150 °C; $V_{DS} > I_D \times R_{DSon}$


Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values

 $4_{V_{GS}(V)}5$



T_j = 25 °C

Fig 6. Drain-source on-state resistance as a function of drain current; typical values




$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature


PML340SN

N-channel TrenchMOS standard level FET




 $I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}$ Fig 9. Gate-source threshold voltage as a function of

junction temperature



 $T_j = 25 \,^{\circ}C; \, V_{DS} = 5 \,^{\circ}V$

Fig 10. Sub-threshold drain current as a function of gate-source voltage



I_D = 2.6 A; V_{DS} = 110 V Fig 11. Gate-source voltage as a function of gate charge; typical values




Fig 12. Gate charge waveform definitions

7 of 12

N-channel TrenchMOS standard level FET




Fig 13. Source current as a function of source-drain voltage; typical values

 $T_i = 25 \,^{\circ}\text{C}$ and 150 $^{\circ}\text{C}$; $V_{GS} = 0 \,^{\circ}\text{V}$




Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

 $V_{GS} = 0 V$; f = 1 MHz

7. Package outline

HVSON8: plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 3.3 \times 3.3 \times 0.85 mm

SOT873-1




Fig 15. Package outline SOT873-1 (HVSON8)

N-channel TrenchMOS standard level FET

8. Revision history

Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PML340SN_1	20060824	Product data sheet	-	-

N-channel TrenchMOS standard level FET

9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.semiconductors.philips.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Philips Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.semiconductors.philips.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

10. Contact information

For additional information, please visit: http://www.semiconductors.philips.com

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

N-channel TrenchMOS standard level FET

11. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Revision history 10
9	Legal information11
9.1	Data sheet status
9.2	Definitions11
9.3	Disclaimers
9.4	Trademarks11
10	Contact information 11
11	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

